

# **Controlling the ambipolar current in ultrathin SOI tunnel FETs using the back‑bias efect**

**Tripuresh Joshi1 · Balraj Singh1 · Yashvir Singh1**

Published online: 31 March 2020 © Springer Science+Business Media, LLC, part of Springer Nature 2020

### **Abstract**

A two-dimensional (2-D) technology computer-aided design (TCAD)-based simulation study of the back bias in the ultrathin silicon-on-insulator (SOI) tunnel feld-efect transistor (TFET) is presented. The transfer characteristics of a conventional TFET called the back-bias TFET (BB-TFET) depend on the back bias and the oxide thickness below the TFET epitaxial layer. The back bias afects the electric feld at the source/channel and drain/channel junctions, hence both the ON-state current  $(I_{ON})$  and the ambipolar current  $(I_{AMB})$  reduce with a negative back-bias voltage. This reduction in  $I_{ON}$  is not desirable in a TFET, hence a modifed TFET structure called the back-bias underdrain TFET (BBUD-TFET) is proposed. In the BBUD-TFET, the back bias is applied on a *p*-Si pocket placed under the drain region, which is isolated using an ultrathin oxide. The back bias in the proposed BBUD-TFET mainly afects the electric feld at the drain/channel interface, having a negligible impact on the source/channel interface. The BBUD-TFET structure is analyzed with  $SiO<sub>2</sub>$  or HfO<sub>2</sub> as the gate oxide. In the BBUD-TFET with  $HfO<sub>2</sub>$  as the gate oxide, the back bias completely suppresses the ambipolar current without reducing  $I_{ON}$ . Furthermore, the oxide thickness and back-bias voltage are optimized for the BBUD-TFET structure. In this study, 2-D TCAD simulations are carried out to investigate and analyze the performance of the BB-TFET and BBUD-TFET.

**Keywords** Tunnel feld-efect transistor (TFET) · Silicon-on-insulator (SOI) · Back bias · Subthreshold swing

# **1 Introduction**

Tunneling feld-efect transistors (TFETs) are gaining importance due to their suppressed subthreshold swing (SS). However, these devices also suffer from low ON-state current  $(I_{ON})$  and high leakage current due to ambipolar conduction, i.e., the conduction of current in the OFF-state  $(I_{\text{OFF}})$  $[1-3]$  $[1-3]$ . This ambipolar effect is undesirable for the performance of inverter-based logical circuits [\[4\]](#page-8-2). On the other hand, the low  $I_{ON}$  increases the charging and discharging time, hence decreasing the speed of circuits and making the TFET unsuitable to meet International Technology Roadmap

 $\boxtimes$  Balraj Singh balraj.bits@gmail.com

> Tripuresh Joshi tripuresh.joshi@coolcog.in Yashvir Singh

om\_ysingh@yahoo.co.in

for Semiconductors (ITRS) requirements [\[4](#page-8-2), [5\]](#page-8-3). Therefore, increasing  $I_{ON}$  while suppressing the ambipolar current  $(I<sub>AMB</sub>)$  are the main research challenges to make TFETs suitable for use in low-power circuit applications.

Several techniques have been reported in literature to suppress  $I_{\text{AMB}}$  in TFETs [[5](#page-8-3)[–14\]](#page-9-0). Hraziia et al. [[5\]](#page-8-3) utilized a gate–drain underlap region and a low- $\kappa$  spacer in the gate–drain region, and placed the contact at the top and bottom of the structure to reduce the ambipolar efect in double-gate (DG)-TFETs. The proposed structure delivered *I*<sub>AMB</sub> ~ 10<sup>-14</sup> A/µm with  $I_{ON}$  ~ 10<sup>5</sup> A/µm. Abdi and Kumar [[6\]](#page-9-1) proposed a gate-on-drain overlapping confguration in the DG-TFET to suppress  $I_{\text{AMB}}$ . The overlapped gateon-drain confguration suppresses *I*AMB (∼ 10<sup>−</sup><sup>15</sup> A∕μm) with  $I_{ON}/I_{OFF}$  of ~ 10<sup>6</sup>. Raad et al. [[7](#page-9-2)] reported a TFET structure with three gate materials in which the work function of the gate material on the source and drain sides was taken to be lower than the work function of the gate material in the middle. This device also employed a low- $\kappa$  dielectric on the drain side and a high-*<sub>K***</sub>** dielectric on the source side. The reported TFET suppressed  $I_{\text{AMB}}$  to ~ 10<sup>-16</sup> A/µm while improving  $I_{ON}$  to ~ 10<sup>4</sup> A/µm. Narang et al. [[8\]](#page-9-3) used

<sup>1</sup> Department of Electronics and Communication Engineering, G. B. Pant Institute of Engineering and Technology, Pauri 246194, Uttarakhand, India

a heterogeneous gate oxide with a gate–drain underlap configuration to minimize the  $I_{\text{AMB}}$  (~ 10<sup>-12</sup> A/µm) of the device. Similarly, gate material engineering has been used to reduce the  $I_{\text{AMB}}$  of DG-TFETs by Nigam et al. [\[9](#page-9-4)]. They took a low-work-function gate material at the source and drain sides and a high-work-function gate material in the middle. This DG-TFET structure has been demonstrated to achieve a SS,  $I_{\text{OFF}}$ , and  $I_{\text{ON}}/I_{\text{OFF}}$  of 19 mV/dec, 2.29 × 10<sup>-17</sup> A/ $\mu$ m, and  $7.22 \times 10^{11}$ , respectively. Sharkar et al. [[10\]](#page-9-5) presented a drain engineering approach to lower the  $I<sub>AMB</sub>$  of the SOI TFET. Those authors established that the relative increase in thickness of the low-doping drain region over the highdoping drain region increased the tunneling width, leading to an appreciable reduction in  $I_{\text{AMB}}$  (~ 10<sup>-15</sup> A/μm). Singh and Kondekar [[11](#page-9-6)] proposed an electrostatically doped ferroelectric Schottky barrier TFET (ED-FE-SB TFET) by analyzing the effect of negative capacitance. The proposed device showed SS,  $I_{AMB}$ , and  $I_{ON}/I_{OFF}$  of 56 mV/dec,  $8.74 \times 10^{-9}$  A/µm, and  $6.74 \times 10^{7}$ , respectively. Rahimian and Fathipour [\[12](#page-9-7)] demonstrated an asymmetric junctionless nanowire (AJN) TFET having an  $n^+$  pocket at the source. The AJN TFET provided SS,  $I_{\text{AMB}}$ , and  $I_{\text{ON}}/I_{\text{OFF}}$  of 38 mV/ dec,  $7.5 \times 10^{-12}$  A/µm, and  $3.87 \times 10^{9}$ , respectively. Ashita et al. [[13](#page-9-8)] reported an electron–hole bilayer (EHB) TFET with double dielectric pockets in the source and drain. The proposed structure achieved an SS,  $I_{\text{OFF}}$ , and  $I_{\text{ON}}/I_{\text{OFF}}$  of 17.75 mV/dec,  $9.09 \times 10^{-17}$  A/μm, and  $2.55 \times 10^9$ , respectively. Further, Bal et al. [[14](#page-9-0)] proposed a dual-material gate (DMG) TFET and studied its energy band modulation profile. The DMG TFET provided SS,  $I_{\text{OFF}}$ , and  $I_{\text{ON}}/I_{\text{OFF}}$  of 17 mV/dec,  $3 \times 10^{-13}$  A/µm, and  $6.67 \times 10^9$ , respectively.

The effect of back biasing on the performance of TFETs has also been studied in literature [[15–](#page-9-9)[18](#page-9-10)]. Guo et al. [[15\]](#page-9-9) improved the  $I_{ON}/I_{OFF}$  ratio and SS of the SOI TFET through back biasing, including the efect of variation in the source and drain doping underneath the gate electrode. A similar study was reported on the germanium-on-insulator (GOI) TFET by Matheu et al. [\[16\]](#page-9-11). Sahay and Kumar [[17\]](#page-9-12) proposed the inclusion of a heterodielectric box (HDB) over a heavily doped grounded substrate at the channel/drain interface with  $SiO<sub>2</sub>$  under the source/channel interface and a high- $\kappa$  (HfO<sub>2</sub>) dielectric under the drain region. Those authors reduced  $I_{\text{AMB}}$  to ~ 10<sup>-16</sup> A/µm due to the increased tunneling width at the drain/channel interface and improved the  $I_{ON}/I_{OFF}$  ratio to ~ 10<sup>10</sup>. Further, Wang et al. [[18\]](#page-9-10) presented an ultrathin-body GeSn TFET with a back gate bias to improve the  $I_{ON}$ , SS, and  $I_{AMB}$ .

Note that the techniques applied to suppress  $I_{\text{AMB}}$  in the cited articles also degrade the  $I_{ON}$  of the TFET, resulting in a low  $I_{ON}/I_{OFF}$  ratio. Therefore, it is desirable to design a TFET structure that can provide a lower  $I_{\text{AMB}}$  but higher  $I_{ON}$  simultaneously. In this work, the conventional TFET with a back bias applied on the *p*-Si layer over the buried oxide (BOX) and under the device is called the BB-TFET. In the BB-TFET structure,  $I_{AMB}$  is completely suppressed and the SS is improved. However,  $I_{ON}$  is also reduced in the BB-TFET structure. To overcome this reduction in  $I_{ON}$ , the back-bias underdrain TFET (BBUD-TFET) is proposed, in which the back biasing is applied on the *p*-Si pocket under the drain region. The BBUD-TFET achieves complete elimination of  $I_{\text{AMB}}$  as well as a significant improvement in SS and  $I_{ON}$ . The performance of the BB-TFET and BBUD-TFET is investigated using 2-D TCAD simulations in the ATLAS device simulator [[19](#page-9-13)].

## **2 The simulation setup**

The BB-TFET and BBUD-TFET structures are implemented in the TCAD simulator by invoking suitable models. In this study, the Lombardi mobility (CVT) model is used to include the efect of the concentration- and felddependent mobility. The Shockley–Read–Hall (SRH) model is chosen to incorporate the phenomenon of carrier recombination. The bandgap narrowing (BGN) model is selected to include the efect of the high concentration in the bandgap. Fermi–Dirac statistics is employed to incorporate certain properties of the highly doped region. Moreover, the nonlocal band-to-band tunneling model is used to simulate the tunneling efect in the devices. To calibrate the simulation setup, a prefabricated TFET [[20\]](#page-9-14) is implemented and simulated using the above-mentioned models. Figure [1](#page-1-0) shows a comparison of the simulated and fabricated transfer characteristics of the published TFET structure, revealing a good match between the simulated and experimental results.



<span id="page-1-0"></span>**Fig. 1** The calibration of the simulation setup using a prefabricated TFET [\[20\]](#page-9-14)

#### **2.1 The device structures, results, and discussion**

A cross-sectional view of the BB-TFET structure on SOI is shown in Fig. [2](#page-2-0). The structure consists of an ultrathin  $SiO<sub>2</sub>$  layer over the *p*-Si region placed on the BOX. The various device structural parameters used in this study are: gate oxide (GOX) thickness  $(T_{OX}) = 1$  nm, channel length (*L*) = 50 nm, channel thickness ( $T<sub>si</sub>$ ) = 10 nm,  $p<sup>+</sup>$ -source region doping =  $1 \times 10^{20}$  cm<sup>-3</sup>, *n*-channel doping  $= 1 \times 10^{17}$  cm<sup>-3</sup>, *n*<sup>+</sup>-drain region doping =  $5 \times 10^{18}$  cm<sup>-3</sup>, *p*-Si layer doping =  $1 \times 10^{15}$  cm<sup>-3</sup>, and the work function of the gate material  $= 4.7 \text{ eV}$ , while the dimension of the ultrathin  $SiO_2$  ( $T_{OB}$ ) is varied from 2 to 10 nm. A negative back-bias voltage  $(V_{BB})$  is applied to the *p*-Si layer from the drain to source uniformly. The application of  $V_{\text{BB}}$  reduces the electric feld at the drain/channel and source/channel interfaces. Note that the electric feld at the drain/channel interface is responsible for the  $I_{\text{AMB}}$  in the TFET structure. Therefore, the reduction in the electric feld at this interface leads to suppression of  $I_{\text{AMB}}$ . The  $I_{\text{ON}}$  of the device depends on the tunneling of carriers at the source/channel interface, hence a reduction in the electric feld at this interface results in a degradation in  $I_{ON}$ .

The effect of  $V_{\text{BB}}$  on the transfer characteristics of the BB-TFET is shown in Fig. [3.](#page-2-1) Note from this figure that the application of a negative  $V_{\text{BB}}$  entirely suppresses the  $I_{\text{AMB}}$ but also decreases the  $I_{ON}$  of the device. This figure reveals that, when  $V_{BB}$  is increased from −1 to −2 V, the  $I_{\text{AMB}}$  in the device is completely suppressed but the  $I_{\text{OFF}}$  increases. In the OFF-state condition ( $V_{GS} = 0$  V), the current in the BB-TFET is obtained as  $1.49 \times 10^{-11}$  A/μm,  $1.5 \times 10^{-17}$  A/μm, and  $3.8 \times 10^{-17}$  A/µm at  $V_{BB} = 0$  V,  $V_{BB} = -1$  V, and  $V_{\text{BB}} = -2 \text{ V}$ , respectively. Further, changing  $V_{\text{BB}}$  from  $-1$ to −2 V significantly reduces the *I*<sub>ON</sub>. In the ON-state condition ( $V_{GS} = 1.2$  V), the  $I_{ON}$  is found to be  $1.64 \times 10^{-6}$  A/µm,  $8.8 \times 10^{-7}$  A/µm, and  $3.76 \times 10^{-8}$  A/µm at  $V_{BB} = 0$  V,  $V_{\text{BB}} = -1$  V, and  $V_{\text{BB}} = -2$  V, respectively. For  $V_{\text{BB}} = -1$  V, the SS and threshold voltage  $(V_t)$  are calculated as 17.5 mV/ dec and 0.84 V, respectively.



<span id="page-2-0"></span>**Fig. 2** A schematic cross-sectional view (not to the scale) of the BB-TFET



<span id="page-2-1"></span>**Fig. 3** The transfer characteristics of the BB-TFET at diferent backbias voltages

The reduction in  $I_{\text{AMB}}$  and  $I_{\text{ON}}$  with  $V_{\text{BB}}$  can be better explained based on the electric feld distribution in the structure.

The  $I_{ON}$  and  $I_{AMB}$  of the TFET depend on the band-toband tunneling (BTBT) at the source/channel and drain/ channel junctions, respectively [[21](#page-9-15)]. The BTBT rate  $(G<sub>BTBT</sub>)$ depends on the local electric field  $(\varepsilon)$  at the junction according to the equation [\[22](#page-9-16)]

$$
G_{\text{BTBT}} = A\varepsilon^{\sigma} \exp\left(-\frac{B}{\varepsilon}\right),\tag{1}
$$

where *A* is a constant related to the effective electron mass, *B* is the tunneling probability constant, and  $\sigma$  is the transition constant. The 2-D electric feld distribution in the BB-TFET with and without back bias in the OFF-state is shown in Fig. [4](#page-2-2). As depicted in Fig. [4b](#page-2-2), in the OFF-state ( $V_{GS} = 0 \text{ V}$ ), the application of the back bias drastically reduces the



<span id="page-2-2"></span>**Fig. 4** The electric feld distribution in the BB-TFET in the OFF-state at **a**  $V_{\text{BB}} = 0$  V and **b**  $V_{\text{BB}} = -2$  V

electric feld at the drain/channel interface compared with Fig. [4](#page-2-2)a. This reduction in the electric feld at the drain/channel junction leads to complete suppression of  $I_{\text{AMB}}$ . Note that, although  $I_{\text{AMB}}$  is suppressed with the back bias,  $I_{\text{OFF}}$ increases as  $V_{\text{BB}}$  is increased from 1 to  $-2$  V due to the higher electric feld in the drain region.

Furthermore, the effect of the back bias on the transfer characteristics of the BB-TFET can be explained based on the tunneling probability. The tunneling probability  $(T<sub>WKB</sub>)$ in a TFET is given by the Wentzel–Kramer–Brillouin (WKB) approximation, which is written as [[2](#page-8-4), [23](#page-9-17)]:

$$
T_{\text{WKB}} \approx \exp\left(-\frac{4\lambda\sqrt{2m^*}\sqrt{E_g^3}}{3q\hbar(E_g + \Delta\phi)}\right),\tag{2}
$$

where  $\lambda$  and  $\Delta\phi$  denote the tunneling width and the effective tunneling energy range, respectively (as shown in Fig. [5](#page-3-0)). The efective electron mass is *m*<sup>∗</sup>, and the bandgap energy is  $E_{\rm g}$ .

Figure [5](#page-3-0) shows the energy band diagram of the BB-TFET at different  $V_{\text{BB}}$  values along the cut line  $C_1$  in the OFF-state. This fgure reveals a signifcant overlap between the conduction band (CB) and valance band (VB) at the drain/channel junction without a back bias ( $V_{\text{BB}} = 0$  V). This increases the  $T<sub>WKB</sub>$  at the drain/channel interface, leading to a large  $I<sub>AMB</sub>$ . On the other hand, with the application of the back bias, there is no overlap between the CB and VB at the drain/ channel interface, hence the *I*<sub>AMB</sub> is completely eliminated.

In the ON-state ( $V_{GS} = 1.2$  V), the effect of the back bias on the electric feld and energy band diagram at the source/ channel interface is illustrated in Figs. [6](#page-3-1) and [7](#page-3-2). It is clear from Fig. [6a](#page-3-1), b that the back bias also reduces the electric feld signifcantly at the source/channel junction. This



<span id="page-3-0"></span>**Fig.** 5 The energy band diagram along the cut line  $C_1$  in the BB-TFET with  $SiO<sub>2</sub>$  as the GOX in the OFF-state



<span id="page-3-1"></span>**Fig. 6** The electric feld distribution in the BB-TFET in the ON-state at **a**  $V_{\text{BB}} = 0$  V and **b**  $V_{\text{BB}} = -2$  V

decrease in the electric feld at the source/channel junction degrades the  $I_{ON}$  of the BB-TFET. Meanwhile, it is evident from the energy band diagram (Fig. [7](#page-3-2)) that the  $\lambda$  remains almost unaffected by the back bias, while  $\Delta\phi$  reduces with an increase in the negative  $V_{\text{BB}}$ . As observed from this figure, the reduction in  $\Delta \phi$  is small at  $V_{\text{BB}} = -1$  V as compared with at  $V_{\text{BB}} = -2 \text{ V}$ . Therefore, the  $I_{\text{ON}}$  decreases by a small amount at  $V_{BB} = -1$  V when compared with  $I_{ON}$  without a back bias. On the other hand, the  $I_{ON}$  decreases significantly at  $V_{\text{BB}} = -2$  V due to the large reduction in  $\Delta \phi$ .

Although the back bias in the BB-TFET suppresses the ambipolar current completely at  $V_{BB} = -1$  V, it also degrades the  $I_{ON}$ . This is due to the fact that the negative back bias reduces the  $\Delta\phi$  at the drain/channel and source/ channel junctions. To overcome this effect of  $V_{BB}$  on the



<span id="page-3-2"></span>**Fig.** 7 The energy band diagram along the cut line  $C_2$  in the BB-TFET with  $SiO<sub>2</sub>$  as the GOX in the ON-state

 $I_{ON}$  in the BB-TFET, the back bias can be applied under the drain region only, resulting in the new structure called the BBUD-TFET as proposed in Fig. [8.](#page-4-0) In this structure, a *p*-Si region is introduced below the drain, being separated from the *n*+ drain by an oxide with thickness of  $T_{OB}$ . The  $V_{BB}$ is applied to the *p*-Si region, which will mainly afect the drain/channel junction but with a negligible efect on the source/channel interface. The other structural parameters of



<span id="page-4-0"></span>**Fig. 8** A schematic cross-sectional view (not to the scale) of the BBUD-TFET

<span id="page-4-1"></span>

the BBUD-TFET remain identical to those of the BB-TFET to enable comparison of their performance parameters.

The fabrication steps for the BBUD-TFET are illustrated in Fig. [9](#page-4-1). Initially, an SOI wafer with the required *n*-channel concentration is taken. Photoresist (PR) is applied over the whole wafer then patterned as shown in Fig. [9](#page-4-1)a. Reactive-ion etching (RIE) is used to remove the desired *Si n*-epitaxial layer as well as  $SiO<sub>2</sub> (BOX)$  layer to obtain the trench struc-ture shown in Fig. [9](#page-4-1)b. The RIE process offers a high selectivity ratio of 35:1 for both Si and  $SiO<sub>2</sub>$ . In the next step, *p*-type Si is grown in the trench, as shown in Fig. [9](#page-4-1)c. The growth of Si over  $SiO<sub>2</sub>$  is achieved using a chemical vapor deposition (CVD) process in which the epitaxial layer is seeded through an opening in the  $SiO<sub>2</sub>$  surface. This growth is carried out using a mixture of  $SiH_2Cl_2$ ,  $H_2$ , and HCl in the temperature range of 1050 to 1200 °C. To avoid problems related to the occurrence of silicon nucleation over  $SiO<sub>2</sub>$ , which would introduce defects into the overgrowing Si epitaxial layer, the growth process is carried out in a series of growth/etch steps  $[24]$  $[24]$ . As illustrated in Fig. [9d](#page-4-1), a SiO<sub>2</sub> layer with thickness  $T_{\text{OB}}$  is deposited over the *p*-Si in the trench. In the next step,  $n^+ - Si$  is grown over the SiO<sub>2</sub> to form the drain region of the TFET, as shown in Fig. [9e](#page-4-1). Finally, as



shown in Fig. [9](#page-4-1)f, the proposed BBUD-TFET structure is obtained using the same fabrication steps as applied for a conventional TFET [[25,](#page-9-19) [26\]](#page-9-20). Note that, in the BBUD-TFET, the  $p$ -Si region is aligned with the  $n<sup>+</sup>$  drain region, which is advantageous from the fabrication point of view.

The transfer characteristics of the BBUD-TFET for different values of  $V_{BB}$  are plotted in Fig. [10](#page-5-0). Note from this figure that the OFF-state characteristics of the BBUD-TFET are identical to those of the BB-TFET. However, the effect of  $V_{\text{BB}}$  on  $I_{\text{ON}}$  is significantly reduced in the BBUD-TFET. Therefore, the  $I_{ON}$  in the BBUD-TFET is higher than that in the BB-TFET. At  $V_{BB} = -1$  V, the  $I_{ON}$  and  $I_{OFF}$  of the BBUD-TFET are found to be  $1.71 \times 10^{-6}$  A/µm and  $1.54 \times 10^{-17}$  A/µm, respectively. Moreover, at  $V_{BB} = -1$  V, the SS and  $V_t$  are obtained as 15.2 mV/dec and 0.79 V, respectively.

It is clear from Fig. [11a](#page-5-1), b that the electric feld contours at the drain/channel junction are almost identical for both structures. This fact is also illustrated by the energy band diagram shown in Fig. [12](#page-5-2), in which there is negligible change in  $λ$  and  $Δφ$ . Therefore, the OFF-state characteristics of the BB-TFET and BBUD-TFET are identical.

Figure [13](#page-6-0)a and b show the effect of  $V_{\text{BB}}$  on the electric feld distribution in the BB-TFET and BBUD-TFET in the ON-state condition, respectively. It is observed from this fgure that the electric feld at the source/channel junction in the BBUD-TFET is higher than that in the BB-TFET with a back bias. Furthermore, it is clear from the energy band diagram shown in Fig. [14](#page-6-1) that the  $\lambda$  decreases while  $\Delta\phi$  increases with the back bias in the BBUD-TFET in comparison with BB-TFET. Therefore, the effect of  $V_{\text{BB}}$  at the source/channel junction of the BBUD-TFET is lesser compared with in the BB-TFET, hence the  $I_{ON}$  in the BBUD-TFET is higher than that in the BB-TFET.

Moreover, the transfer characteristics of the BBUD-TFET can be further improved by using a high- $\kappa$  dielectric material as the GOX [[27](#page-9-21), [28](#page-9-22)]. In this work, the BBUD-TFET



<span id="page-5-0"></span>**Fig. 10** The transfer characteristics of the BBUD-TFET



<span id="page-5-1"></span>**Fig. 11** The OFF-state electric feld distribution in the **a** BB-TFET and **b** BBUD-TFET with  $SiO<sub>2</sub>$  as the GOX

structure is also simulated with the replacement of  $SiO<sub>2</sub>$  by  $HfO<sub>2</sub>$  as the GOX. Note that the thickness of the  $HfO<sub>2</sub>$  is kept the same as that of the  $SiO<sub>2</sub>$  (1 nm). Figure [15](#page-6-2) shows the transfer characteristics of the BBUD-TFET with  $HfO<sub>2</sub>$ as the GOX. As shown in this fgure, without a back bias  $(V_{BB} = 0)$ , both the  $I_{ON}$  and  $I_{AMB}$  of the BBUD-TFET with  $HfO<sub>2</sub>$  as the GOX are substantially higher than for the BBUD-TFET with  $SiO<sub>2</sub>$  as the GOX (as shown in Fig. [10](#page-5-0)). However, the  $V_{\text{BB}}$  in this device also results in complete elimination of the  $I_{\text{AMB}}$  with only slight degradation in  $I_{\text{ON}}$ . It is observed that, for  $V_{\text{BB}} = -1$  V, the device exhibits the lowest  $I_{\text{OFF}}$  without any compromise in  $I_{\text{ON}}$ . At  $V_{\text{BB}} = -1$  V, the  $I_{\text{ON}}$  and  $I_{\text{OFF}}$  of the BBUD-TFET with HfO<sub>2</sub> as the GOX are found to be  $3.13 \times 10^{-4}$  A/µm and  $1.77 \times 10^{-17}$  A/µm,



<span id="page-5-2"></span>**Fig. 12** The OFF-state energy band diagram along the cut line  $C_1$  in the BB-TFET and BBUD-TFET with  $SiO<sub>2</sub>$  as the GOX



<span id="page-6-0"></span>**Fig. 13** The ON-state electric feld distribution in the **a** BB-TFET and **b** BBUD-TFET with  $SiO<sub>2</sub>$  as the GOX



<span id="page-6-1"></span>**Fig.** 14 The ON-state energy band diagram along the cut line  $C_1$  in the BB-TFET and BBUD-TFET with  $SiO<sub>2</sub>$  as the GOX

respectively. Moreover, at  $V_{BB} = -1 \text{ V}$ , the SS and  $V_t$  are obtained as 7.6 mV/dec and 0.42 V, respectively.

This improvement in the transfer characteristics of the BBUD-TFET can be explained with the help of the electric field distribution and energy band diagram with  $SiO<sub>2</sub>$  and  $HfO<sub>2</sub>$  as the GOX (Figs. [16](#page-6-3), [17](#page-7-0)). As observed from Fig. [16,](#page-6-3) the electric feld at both junctions near the gate is higher in the case of  $HfO<sub>2</sub>$ . On the other hand, the electric field is identical in both structures near the channel/ $SiO<sub>2</sub>$  interface due to the back-bias effect. The cut line  $C_1$  is taken at the drain/channel interface near to the back surface. The energy bands overlap with each other in both cases, hence the  $I_{\text{OFF}}$ is identical in both devices. The electric feld contours and energy band diagram in the BBUD-TFET in the ON-state are shown in Figs. [18](#page-7-1) and [19.](#page-7-2) From Fig. [18,](#page-7-1) it is observed



<span id="page-6-2"></span>**Fig. 15** The transfer characteristics of the BBUD-TFET with  $HfO<sub>2</sub>$  as the GOX

![](_page_6_Figure_11.jpeg)

<span id="page-6-3"></span>**Fig. 16** The OFF-state electric feld distribution in the BBUD-TFET with  $\mathbf{a}$  SiO<sub>2</sub> and  $\mathbf{b}$  HfO<sub>2</sub> as the GOX

that the electric feld at the source/channel interface in the BBUD-TFET is higher with  $HfO<sub>2</sub>$  as compared with  $SiO<sub>2</sub>$ . This enhanced electric feld at the source/channel junction results in greater energy band bending, as illustrated in Fig. [19.](#page-7-2)

## **3 The optimization of the BBUD‑TFET**

Figure [20](#page-7-3) shows the transfer characteristics of the BBUD-TEFT with HfO<sub>2</sub> as the GOX for different values of  $T_{OR}$  at  $V_{\text{BB}} = -1$  V. Note from this figure that  $I_{\text{OFF}}$  decreases with an increase in  $T_{OB}$  up to 6 nm. Thereafter,  $I_{AMB}$  increases due to the reduced control of the *V*<sub>BB</sub> over the electric field at the drain/channel junction. On the other hand, the  $I_{ON}$ 

![](_page_7_Figure_1.jpeg)

<span id="page-7-0"></span>**Fig.** 17 The OFF-state energy band diagram along the cut line  $C_1$  in the BBUD-TFET with  $SiO<sub>2</sub>$  and  $HfO<sub>2</sub>$  as the GOX

![](_page_7_Figure_3.jpeg)

<span id="page-7-1"></span>**Fig. 18** The ON-state electric feld distribution in the BBUD-TFET with  $\mathbf{a}$  SiO<sub>2</sub> and  $\mathbf{b}$  HfO<sub>2</sub> as the GOX

![](_page_7_Figure_5.jpeg)

<span id="page-7-2"></span>**Fig. 19** The ON-state energy band diagram along the cut line  $C_1$  in the BBUD-TFET with  $SiO<sub>2</sub>$  and  $HfO<sub>2</sub>$  as the GOX

![](_page_7_Figure_7.jpeg)

<span id="page-7-3"></span>**Fig. 20** The effect of  $T_{OB}$  on the transfer characteristics of the BBUD-TFET with  $HfO<sub>2</sub>$  as the GOX

![](_page_7_Figure_9.jpeg)

<span id="page-7-4"></span>**Fig. 21** The variation in  $I_{ON}$  and the  $I_{ON}/I_{OFF}$  ratio with  $T_{OB}$  for the BBUD-TFET with  $HfO<sub>2</sub>$  as the GOX

![](_page_7_Figure_11.jpeg)

<span id="page-7-5"></span>**Fig. 22** The optimized values of  $T_{OB}$  for different values of  $V_{BB}$  for the BBUD-TFET with  $HfO<sub>2</sub>$  as the GOX

<span id="page-8-5"></span>**Table 1** A comparison of the performance parameters of the BB-TFET and BBUD-TFET structures with other reported **TFETs** 

![](_page_8_Picture_790.jpeg)

increases continuously with an increase in  $T_{OR}$  because, for higher values of  $T_{OB}$ , the effect of  $V_{BB}$  on the source/channel junction is diminished. To determine the optimum value of  $T_{OR}$  at  $V_{BR} = -1$  V, the  $I_{ON}$  and  $I_{ON}/I_{OFF}$  ratio are plotted in Fig. [21](#page-7-4), clearly revealing that the  $I_{ON}/I_{OFF}$  ratio is maximum for  $T_{OB} = 6$  nm. Therefore, the optimum value of  $T_{OB}$  is taken as 6 nm for  $V_{BB} = -1$  V. Similarly, the optimum value of  $T_{OB}$  is found for other values of  $V_{BB}$  and plotted in Fig. [22.](#page-7-5) The optimum value of  $T_{OB}$  increases for higher values of  $V_{BB}$ .

The performance parameters of the BB-TFET and BBUD-TFET structures are compared with other TFETs reported in literature in Table [1](#page-8-5). It is evident that the BBUD-TFET with HfO<sub>2</sub> as the GOX provides a  $I_{ON}/I_{OFF}$  ratio of 1.77×10<sup>13</sup>, which is significantly higher than that ( $\sim 10^2$ ) of the reported dual material control gate (DMCG)-TFET structure [\[9](#page-9-4)]. Further, it is also observed that the BBUD-TFET with  $HfO<sub>2</sub>$  as the GOX provides the lowest value of SS when compared with the other reported structures.

## **4 Conclusions**

The effect of the back-bias voltage on the transfer characteristics of the BB-TFET and BBUD-TFET is evaluated and investigated using 2-D TCAD simulations. The backbias voltage in the BB-TFET reduces the electric feld at both the source/channel and drain/channel junctions, which leads to a reduction in the tunneling probability and hence a substantial reduction in the  $I_{\text{AMB}}$  and  $I_{\text{ON}}$  of the device. At  $V_{BB} = -1$  V, the  $I_{ON}$  and  $I_{OFF}$  of the BB-TFET are found to be 2.24 ×10<sup>-7</sup> A/µm and  $1.18 \times 10^{-17}$  A/µm, respectively. To overcome the effect of  $V_{BB}$  at the source/channel junction in the BB-TFET, the conventional TFET structure is modified to the BBUD-TFET, in which the  $V_{BB}$  affects mainly the drain/channel junction. The BBUD-TFET is then studied with  $SiO<sub>2</sub>$  or HfO<sub>2</sub> as the GOX. The simulation

results reveal that the BBUD-TFET with  $HfO<sub>2</sub>$  as the GOX offers complete elimination of  $I_{\text{AMB}}$  but with no effect on  $I_{ON}$ . At  $V_{BB} = -1$  V, the  $I_{ON}$  and  $I_{OFF}$  of the BBUD-TFET with HfO<sub>2</sub> as the GOX are found to be  $3.13 \times 10^{-4}$  A/µm and  $1.77 \times 10^{-17}$  A/µm, respectively. The  $I_{ON}/I_{OFF}$  ratio of the BBUD-TFET with  $HfO<sub>2</sub>$  as the GOX is found to be  $1.77 \times 10^{13}$ , which is much higher than for other TFET structures. With a back bias in the ultrathin SOI TFET, the  $T_{OR}$ and  $V_{\text{BB}}$  are two important parameters to control the  $I_{\text{AMB}}$  in the device. The improvement in the performance parameters of the BB-TFET and BBUD-TFET can be explained with the help of the electric feld contours and energy band diagrams of the devices. The proposed device exhibits superior performance parameters as compared with other TFET structures reported in literature. Thus, the proposed BBUD-TFET is an attractive candidate for use in low-power switching applications.

# **References**

- <span id="page-8-0"></span>1. Choi, W.Y., Park, B.G., Lee, J.D., Liu, T.J.K.: Tunneling feldefect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. IEEE Electron Device Lett. **28**(8), 743 (2007). [https](https://doi.org/10.1109/LED.2007.901273) [://doi.org/10.1109/LED.2007.901273](https://doi.org/10.1109/LED.2007.901273)
- <span id="page-8-4"></span>2. Ionescu, A.M., Riel, H.: Tunnel feld-efect transistors as energyefficient electronic switches. Nature 479(7373), 329 (2011). [https](https://doi.org/10.1038/nature10679) [://doi.org/10.1038/nature10679](https://doi.org/10.1038/nature10679)
- <span id="page-8-1"></span>3. Seabaugh, A.C., Zhang, Q.: Low-voltage tunnel transistors for beyond CMOS logic. Proc. IEEE **98**(12), 2095 (2010). [https://](https://doi.org/10.1109/JPROC.2010.2070470) [doi.org/10.1109/JPROC.2010.2070470](https://doi.org/10.1109/JPROC.2010.2070470)
- <span id="page-8-2"></span>4. Krishnamohan, T., Kim, D., Raghunathan, S., Saraswat, K.: Double-gate strained-Ge heterostructure tunneling FET (TFET) with record high drive currents and *<*60 mV/dec subthreshold slope. In: 2008 IEEE International Electron Devices Meeting (IEEE, 2008), pp. 1–3 (2008).<https://doi.org/10.1109/IEDM.2008.4796839>
- <span id="page-8-3"></span>5. Hraziia, A., Vladimirescu, A., Amara, A., Anghel, C.: An analysis on the ambipolar current in Si double-gate tunnel FETs.

Solid State Electron. **70**, 67 (2012). [https://doi.org/10.1016/j.](https://doi.org/10.1016/j.sse.2011.11.009) [sse.2011.11.009](https://doi.org/10.1016/j.sse.2011.11.009)

- <span id="page-9-1"></span>6. Abdi, D.B., Kumar, M.J.: Controlling ambipolar current in tunneling FETs using overlapping gate-on-drain. IEEE J. Electron Devices Soc. **2**(6), 187 (2014). [https://doi.org/10.1109/](https://doi.org/10.1109/JEDS.2014.2327626) [JEDS.2014.2327626](https://doi.org/10.1109/JEDS.2014.2327626)
- <span id="page-9-2"></span>7. Kondekar, P., Sharma, D., Nigam, K., Raad, B.: Dielectric and work function engineered TFET for ambipolar suppression and RF performance enhancement. Electron. Lett. **52**(9), 770 (2016). <https://doi.org/10.1049/el.2015.4348>
- <span id="page-9-3"></span>8. Narang, R., Saxena, M., Gupta, R.S., Gupta, M.: Assessment of ambipolar behavior of a tunnel FET and infuence of structural modifcations. J. Semicond. Technol. Sci. **12**(4), 482 (2012). [https](https://doi.org/10.5573/JSTS.2012.12.4.482) [://doi.org/10.5573/JSTS.2012.12.4.482](https://doi.org/10.5573/JSTS.2012.12.4.482)
- <span id="page-9-4"></span>9. Nigam, K., Kondekar, P., Sharma, D.: Approach for ambipolar behaviour suppression in tunnel FET by workfunction engineering. Micro Nano Lett. **11**(8), 460 (2016). [https://doi.org/10.1049/](https://doi.org/10.1049/mnl.2016.0178) [mnl.2016.0178](https://doi.org/10.1049/mnl.2016.0178)
- <span id="page-9-5"></span>10. Shaker, A., El Sabbagh, M., El-Banna, M.M.: Infuence of drain doping engineering on the ambipolar conduction and high-frequency performance of TFETs. IEEE Trans. Electron Devices (2017).<https://doi.org/10.1109/TED.2017.2724560>
- <span id="page-9-6"></span>11. Singh, S., Kondekar, P.N.: A novel electrostatically doped ferroelectric Schottky barrier tunnel FET: process resilient design. J. Comput. Electron. **16**(3), 685 (2017). [https://doi.org/10.1007/](https://doi.org/10.1007/s10825-017-0987-6) [s10825-017-0987-6](https://doi.org/10.1007/s10825-017-0987-6)
- <span id="page-9-7"></span>12. Rahimian, M., Fathipour, M.: Asymmetric junctionless nanowire TFET with built-in n+ source pocket emphasizing on energy band modifcation. J. Comput. Electron. **15**(4), 1297 (2016). [https://doi.](https://doi.org/10.1007/s10825-016-0895-1) [org/10.1007/s10825-016-0895-1](https://doi.org/10.1007/s10825-016-0895-1)
- <span id="page-9-8"></span>13. Loan, S.A., Alharbi, A.G., Rafat, M.: Ambipolar leakage suppression in electron-hole bilayer TFET: investigation and analysis. J. Comput. Electron. **17**(3), 977 (2018). [https://doi.org/10.1007/](https://doi.org/10.1007/s10825-018-1184-y) [s10825-018-1184-y](https://doi.org/10.1007/s10825-018-1184-y)
- <span id="page-9-0"></span>14. Bal, P., Ghosh, B., Mondal, P., Akram, M.W., Tripathi, B.M.M.: Dual material gate junctionless tunnel feld efect transistor. J. Comput. Electron. **13**(1), 230 (2014). [https://doi.org/10.1007/](https://doi.org/10.1007/s10825-013-0505-4) [s10825-013-0505-4](https://doi.org/10.1007/s10825-013-0505-4)
- <span id="page-9-9"></span>15. Guo, A., Matheu, P., Liu, T.J.K.: SOI TFET ION/IOFF enhancement via back biasing. IEEE Trans. Electron Devices **58**(10), 3283 (2011).<https://doi.org/10.1109/TED.2011.2161480>
- <span id="page-9-11"></span>16. Matheu, P., Ho, B., Jacobson, Z.A., Liu, T.K.: Planar GeOI TFET performance improvement with back biasing. IEEE Trans. Electron Devices **59**(6), 1629 (2012). [https://doi.org/10.1109/](https://doi.org/10.1109/TED.2012.2191410) [TED.2012.2191410](https://doi.org/10.1109/TED.2012.2191410)
- <span id="page-9-12"></span>17. Sahay, S., Kumar, M.J.: Controlling the drain side tunneling width to reduce ambipolar current in tunnel FETs using heterodielectric BOX. IEEE Trans. Electron Devices **62**(11), 3882 (2015). [https://](https://doi.org/10.1109/TED.2015.2478955) [doi.org/10.1109/TED.2015.2478955](https://doi.org/10.1109/TED.2015.2478955)
- <span id="page-9-10"></span>18. Wang, H., Han, G., Liu, Y., Zhang, J., Hao, Y., Jiang, X.: Theoretical investigation of backgate-biasing efects on ultrathin-body GeSn based tunneling FET. In: 2017 IEEE SOI-3D-Subthreshold Microelectronics Unifed Conference, S3S 2017, pp. 1–3 (2018). <https://doi.org/10.1109/S3S.2017.8309214>
- <span id="page-9-13"></span>19. Silvaco Inc., Atlas User's Manual. Silvaco Inc. (2016)
- <span id="page-9-14"></span>20. Boucart, K., Ionescu, A.M.: Double-gate tunnel FET with high- $\kappa$ gate dielectric. IEEE Trans. Electron Devices **54**(7), 1725 (2007). <https://doi.org/10.1109/TED.2007.899389>
- <span id="page-9-15"></span>21. Shih, C.H., Chien, N.D.: Bandgap-dependent onset behavior of output characteristics in line-tunneling feld-efect transistors. J. Comput. Electron. **16**(3), 696 (2017). [https://doi.org/10.1007/](https://doi.org/10.1007/s10825-017-1020-9) [s10825-017-1020-9](https://doi.org/10.1007/s10825-017-1020-9)
- <span id="page-9-16"></span>22. Adell, P.C., Barnaby, H.J., Member, S., Schrimpf, R.D.: Bandto-band tunneling (BBT) induced leakage current enhancement in irradiated fully depleted SOl devices. IEEE Trans. Nucl. Sci. **54**(6), 2174 (2007)
- <span id="page-9-17"></span>23. Joshi, T., Singh, Y., Singh, B.: Dual-channel trench-gate tunnel FET for improved ON-current and subthreshold swing. Electron. Lett. **55**(21), 1152 (2019). <https://doi.org/10.1049/el.2019.2219>
- <span id="page-9-18"></span>24. Jastrzebski, L., Corboy, J.F., McGinn, J.T., Pagliaro, R.: Growth process of silicon over SiO<sub>2</sub> by CVD: epitaxial lateral overgrowth technique. J. Electrochem. Soc. **130**(7), 1571 (1983). [https://doi.](https://doi.org/10.1149/1.2120037) [org/10.1149/1.2120037](https://doi.org/10.1149/1.2120037)
- <span id="page-9-19"></span>25. Devi, W.V., Bhowmick, B.: Optimisation of pocket doped junctionless TFET and its application in digital inverter. Micro Nano Lett. **14**(1), 69 (2018). <https://doi.org/10.1049/mnl.2018.5086>
- <span id="page-9-20"></span>26. Strangio, S., Palestri, P., Esseni, D., Selmi, L., Crupi, F., Richter, S., Zhao, Q.T., Mantl, S.: Impact of TFET unidirectionality and ambipolarity on the performance of 6T SRAM cells. IEEE J. Electron Devices Soc. **3**(3), 223 (2015). [https://doi.org/10.1109/](https://doi.org/10.1109/JEDS.2015.2392793) [JEDS.2015.2392793](https://doi.org/10.1109/JEDS.2015.2392793)
- <span id="page-9-21"></span>27. Atan, N.B., Ahmad, I.B., Majlis, B.B.Y.: Efects of high-K dielectrics with metal gate for electrical characteristics of 18 nm NMOS device. In: 2014 IEEE international conference on semiconductor electronics (ICSE2014), pp. 56–59 (2014). [https://doi.](https://doi.org/10.1109/SMELEC.2014.6920794) [org/10.1109/SMELEC.2014.6920794](https://doi.org/10.1109/SMELEC.2014.6920794)
- <span id="page-9-22"></span>28. Kumar, S., Goel, E., Singh, K., Singh, B., Kumar, M., Jit, S.: A compact 2-D analytical model for electrical characteristics of double-gate tunnel field-effect transistors with a SiO<sub>2</sub>/high-k stacked gate-oxide structure. IEEE Trans. Electron Devices **63**(8), 3291 (2016).<https://doi.org/10.1109/TED.2016.2572610>

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.