

# **Sneak, discharge, and leakage current issues in a high‑dimensional 1T1M memristive crossbar**

**V. A. Demin1 · I. A. Surazhevsky<sup>1</sup> · A. V. Emelyanov1,2 · P. K. Kashkarov1,2,3 · M. V. Kovalchuk1,2,3**

Published online: 2 March 2020 © Springer Science+Business Media, LLC, part of Springer Nature 2020

#### **Abstract**

Memristive crossbar arrays are believed to be the future of high-density nonvolatile memory and neuromorphic systems. However, signifcant challenges related to the passive crossbar architecture, for example, the sneak current issue, impose limitations on their performance. One of the well-known ways to overcome this problem is to use a one-transistor one-memristor  $(1T1M)$  scheme. Nevertheless, for a sufficiently large crossbar, even with a  $1T1M$  architecture, problems appear not only with sneak currents but also with leakage through the gates of the transistors and the discharge of their capacitances. These efects are analyzed herein by simulations and analytically to determine their infuence on the performance of a 1T1M crossbar, depending on its dimensions. Numerical results are presented for the examples of (CoFeB)<sub>*x*</sub>(LiNbO<sub>3</sub>)<sub>100−*x*</sub> nanocomposite and  $ZrO<sub>2</sub>(Y)$ -based memristive structures. The results reveal that the sneak, discharge, and (to a lesser extent) leakage currents can severely degrade the performance of even a not very large  $(< 10<sup>3</sup> \times 10<sup>3</sup>)$  1T1M crossbar. Finally, analytical estimates are used to reveal how a well-known, simple special scheme for switching and reading can fx these negative efects, even for a 1T1M memristive crossbar with rather large dimensions ( $\sim 10^6 \times 10^6$ ), taking into account its plausible geometrical size and the scaling dependence of its constituent elements.

**Keywords** Neuromorphic hardware · Memristor · Crossbar array · 1T1M crossbar · Sneak current · Leakage current · Discharge current · Memristive crossbar performance

# **1 Introduction**

Computation using artifcial neural networks is nowadays experiencing a renaissance, as the rapid development of the Internet of Things and the availability of large computing power have made it possible to achieve great results in areas such as image, speech, and text recognition, the development of self-driving cars and drones [\[1](#page-8-0)–[5\]](#page-8-1), etc. However, with their increasing performance, the operation of such systems also requires growing amounts of additional power.

 $\boxtimes$  I. A. Surazhevsky isurazhevsky@yandex.ru

> V. A. Demin demin\_va@nrcki.ru

- <sup>1</sup> National Research Center "Kurchatov Institute", Moscow, Russia 123182
- <sup>2</sup> Moscow Institute of Physics and Technology (State University), Dolgoprudny, Moscow Region, Russia 141700
- Faculty of Physics, Lomonosov Moscow State University, Moscow, Russia 119991

Currently, specialized neuromorphic processors are being developed around the world to overcome this problem  $[6–10]$  $[6–10]$  $[6–10]$  $[6–10]$ . It is supposed that they will bring neural computation to a fundamentally new level of performance while reducing the associated energy consumption.

One of the promising hardware approaches in this feld is the use of memristors. Their ability to change conductivity under certain external infuences (resistive switching efect) has allowed researchers to consider memristors as a model for synapses in the brain  $[11-13]$  $[11-13]$  $[11-13]$ . On the basis of memristive structures, the implementation of mixed analog–digital hard-ware multilayer neural networks becomes possible [\[14](#page-9-3)[–16](#page-9-4)].

The memristive structure with a crossbar topology is one of the most important parts of the widely investigated neurosynaptic core architecture, storing the weights of a confgured neural network. However, this structure has a fundamental problem: when reading the conductivity, sneak paths arise around a target memristor, resulting in some additional current that makes the crossbar inoperable [[17\]](#page-9-5). To suppress such sneak currents, a number of diferent solutions have been proposed based on the addition of

some passive or active components to the crossbar, namely diodes set on unselected bit lines [\[17](#page-9-5)] or in a one-diode onememristor (1D1M) crossbar architecture [\[18](#page-9-6), [19](#page-9-7)], selectors in a one-selector one-memristor (1S1M) architecture [\[20,](#page-9-8) [21](#page-9-9)], or transistors in a 1T1M architecture [\[22–](#page-9-10)[25](#page-9-11)]. Such diodes and selectors are passive elements which, due to their rectifying characteristics, limit the sneak paths. They can be formed using self-consistent technology in one process with the memristive layer. Nevertheless, they have notable drawbacks. Structures with the 1D1M architecture have problems with programming the bipolar memristors (due to the small currents in the reverse branch of the diode), while 1S1M structures show strong nonlinearity in the *I*–*V*  curve at the reading voltages, which seriously complicates the operation of neuromorphic systems, where close-tolinear *I*–*V* relations are highly desirable. Also, the variation of the characteristics of even the most advanced memristive devices introduces noticeable distortion into the operation of neural network algorithms [[26\]](#page-9-12), which must be taken into account during their implementing [[27\]](#page-9-13). The 1S1M architecture requires higher reading voltages, meaning that device variability can cause more severe disturbance of the memristance reading process [[28](#page-9-14)], also leading to an increase in the power consumption.

The 1T1M crossbar architecture is based on active transistor elements and is immune to the drawbacks mentioned for the structures including diodes and selectors. However, it also sufers from some disadvantages, e.g., the necessity for additional technological operations to develop the transistor layer and combine it with the memristive devices, or potentially a lower on-chip density than in the case without transistors. However, the 1T1M topology has been thoroughly investigated, is technologically well developed based on one-transistor one-resistor (1T1R) random-access memory (RAM) technologies [\[29](#page-9-15), [30](#page-9-16)], and is operationally very robust and adaptive due to the subtle control of the characteristics of the memristors.

Despite the intrinsic ability of a transistor to control the current through it, there is still a problem, as shown below, with the sneak currents in 1T1M crossbars with high dimensions. Moreover, other sources of imperfect operation are also possible. These are known as discharge and leakage currents, being due to the discharge of the gate capacitance of the feld-efect transistor (FET) and the nonideal insulator properties of the gate dielectric, respectively.

This work is devoted to consideration of the contributions of these diferent parasitic currents to the deterioration of the performance of a 1T1M crossbar. This architecture is chosen as it is appropriate for neuromorphic computing; i.e., it sums the inputs in rows multiplied by memristive weights organized in columns for further signal transmission to neurons from  $I_{\text{outN}}$  outputs (Fig. [1\)](#page-1-0). The assessment is done both analytically and using model simulations based on two example



<span id="page-1-0"></span>**Fig. 1** An  $N \times N$  crossbar, where  $V_{in}$  and  $I_{out}$  designate the input and output lines, and  $V_c$  is the crossbar's control line input

prospective bipolar memristive structures: (i) a nanocomposite (CoFeB)<sub>*x*</sub>(LiNbO<sub>3</sub>)<sub>100−*x*</sub> structure with metallic nanogranules of CoFeB in a nonstoichiometric oxide matrix, which demonstrates a highly multilevel resistive state storage ability ( $> 28$  states), high endurance ( $> 10^6$ ), and good high-to-low resistance ratio  $R_{\text{off}}/R_{\text{on}} > 100$  [\[31–](#page-9-17)[34](#page-9-18)], and (ii) an yttria-stabilized zirconia-based structure, as its resistive switching process can be well controlled by adjusting the yttrium doping level and it is compatible with standard complementary metal–oxide–semiconductor (CMOS) technology [\[35,](#page-9-19) [36](#page-9-20)]. However, the presented approach is also applicable to other materials with appealing memristive characteristics, e.g., HfO*x* [[37\]](#page-9-21), SiN*x* [[38](#page-9-22)], and others.

## <span id="page-1-1"></span>**2 Device models**

*(a) The memristor model* To determine the applicability of resistive switching elements to neuromorphic systems on a chip, where a large-scale memristive crossbar architecture is required, various memristor models [[39](#page-9-23)[–47\]](#page-10-0) with diferent levels of detail have been developed to date. However, as the dimensions of the simulated crossbar increase, the computing resource requirements increase dramatically. Thus, the memristor model used in this work should meet the following criteria:

- Flexibility: the possibility of adjusting different intrinsic parameters (the threshold voltage, the resistances in the limit states, and others)
- Computational economy: being quite easy to simulate

Based on these criteria, the VTEAM Verilog-A model [[40\]](#page-9-24) is chosen. Moreover, models of this kind have potential for further improvement [\[48\]](#page-10-1).

The *I*–*V* curve of the memristor in the VTEAM model is shown in Fig. [2](#page-2-0). Its only qualitative diference from the *I*–*V* characteristic of real memristors (Fig. [3\)](#page-2-1) is that the memristor resistance of the model is constant between the values  $R_{\text{off}}$  and  $R_{\text{on}}$  over the entire interval from the SET to RESET voltage. However, this discrepancy only results in quantitative changes without afecting the result qualitatively.

Note that the values of  $R_{\text{off}}$  and  $R_{\text{on}}$  are chosen in accordance with the physical area of the simulated memristor (Table [1\)](#page-2-2). The dimensions selected for the yttria-stabilized zirconia-based structure correspond to the previously published results for the samples in Ref. [[35\]](#page-9-19). At the same time, the size of the (CoFeB)<sub>*x*</sub>(LiNbO<sub>3</sub>)<sub>100−*x*</sub> nanocomposite structure is a result of scaling the samples from Ref. [[32\]](#page-9-25), assuming a linear dependence of the conductivity on the size of the nanocomposite. The linearity of this dependence is an assumption, but does not afect in principle the conclusions of our study. The real efects of scaling nanocomposite memristors will be studied in future work.

For such large resistances, the infuence of the contact wires is minimal; For example, for copper with a resistivity of  $17.5 \times 10^{-9}$  Ωm, even a 1-cm-long wire with cross-sectional area of 1  $\mu$ m<sup>2</sup> has a resistance of 175  $\Omega$ . Meanwhile, the resistance of the transistor in its open state,  $R_{\text{FET,on}}$ ,



<span id="page-2-0"></span>**Fig. 2** The *I*–*V* curve of the VTEAM simulation using scaled (CoFeB)*x*(LiNbO3)100−*<sup>x</sup>* memristor parameters



<span id="page-2-1"></span>**Fig. 3** The experimental *I*–*V* curve obtained for the (CoFeB)*x*(LiNbO3)<sup>100</sup>−*<sup>x</sup>* memristor with dimensions of  $200 \times 500 \times 2 \,\mathrm{\mu m^3}$  and scaled down to  $1 \times 1 \times 2 \,\mathrm{\mu m^3}$ 

equals 25 kΩ, which is signifcantly larger and must be taken into account when designing the crossbar.

*(b) The FET transistor* In this work, an *N*-channel normally closed feld-efect transistor model is used, as described in the BSIM-SOI international standard format [[49\]](#page-10-2), with gate dimensions of  $L = 0.35 \,\mu \text{m}$  and  $W = 1 \,\mu \text{m}$ . This FET is suitable for this study because its geometry and properties approximately correspond to those of the exploited memristors, e.g., in terms of operating currents and switching voltages. It is worth noting that, despite the large dimensions of the transistor, applicable results can be obtained for their use in neuromorphic computing [[50](#page-10-3)].

The simulation process is carried out using Cadence Spectre software.

## **3 The acceptable value of the weight range**

Updating the range of synaptic weights afects the learning ability and inference accuracy of the emulated neural network [\[51\]](#page-10-4). Consider a memristor-based neural network that requires no fewer than  $S = 2^{\lambda}$  stable levels of memristor conductivity to achieve its admissible performance. Optimally, these can be organized in a uniform distribution of *S* states between the minimal and maximal values of a synaptic

<span id="page-2-2"></span>**Table 1** The characteristics of the considered memristor structures

	No. Structure	$L \times W \times T$ (µm <sup>3</sup> ) $R_{on}$ (MΩ) $R_{off}$ (MΩ)		
1	$(CoFeB)_x(LiNbO_3)$	$8 \times 8 \times 2$	0.2	12.5
$\overline{2}$	$_{100-x}$	$4 \times 4 \times 2$	0.8	50
3		$2 \times 2 \times 2$	3.0	200
$\overline{\mathcal{L}}$		$1 \times 1 \times 2$	12.1	800
5	Au/Zr/ZrO <sub>2</sub> (Y)/TiN/	$10 \times 10 \times 0.1$	0.003	3
6	Ti	$5 \times 5 \times 0.1$	0.008	8

weight range. Note that, for a feedforward neural network classifier, the admissible number  $\lambda$  of weight precision bits is evaluated to be no fewer than  $5 \, [51]$  $5 \, [51]$ . It can certainly be assumed that the smallest precision with which one can process memristive weights equals the minimum value of conductivity  $1/R<sub>off</sub>$ . Indeed, at this end of the conductivity range, strong variations in the resistance values are generally observed during cyclic endurance testing [[22](#page-9-10)[–25,](#page-9-11) [29,](#page-9-15) [30,](#page-9-16) [34](#page-9-18), [36\]](#page-9-20), making it difficult to control the magnitude of the weights with accuracy greater than  $1/R<sub>off</sub>$ .

This reasoning leads us to the following necessary condition for acceptable performance of a memristor-based neural network:

$$
R_{\text{off}}/R_{\text{on}} \ge S. \tag{1}
$$

Even if one could perfectly control a single memristor state by precisely setting *S* levels in its conductivity range, the problems arising in a 1T1M memristive crossbar under the infuence of parasitic currents will severely deteriorate the accuracy of reading the weights and, consequently, of teaching the whole neural network. Thus, careful evaluation of the infuence of parasitic currents on the performance of the crossbar is required.

#### <span id="page-3-3"></span>**4 Methods**

The first goal of this study is to simulate a  $256 \times 256$  1T1M crossbar and determine the dimensions of the crosspoint memristive structure for which the distortions introduced by sneak currents are minimum. Then, a  $512 \times 512$  crossbar is simulated to determine the sneak currents for the memristor with the identifed optimal dimensions.

The simulations are implemented in a worst-case mode, where the target memristor is located at the most distant position on the crossbar relative to its inputs and outputs (at the upper-right corner) and set in its high-resistance state, while all other resistive switching elements of the crossbar are in the low-resistance state. Under these conditions, the sneak currents infuencing the target memristor will be the largest [[52\]](#page-10-5). Regarding Fig. [1,](#page-1-0) the target memristor is the element located at the intersection of the lines  $V_{\text{in1}}$  and  $I_{\text{outN}}$ (the current is measured at the output).

According to the estimates above, the resistance of the contact wires is many times lower than that of the transistors or memristive structures, so it is ignored in this study.

The crossbar modeling consists of two consecutive steps (noting that all the unused inputs and outputs of the circuit are foated by default during the modeling):

1. Since all the memristors are initially in the low-resistance state, it is necessary to switch the target memristor with matrix index (1, 256) to the high-resistance state. This is achieved by applying a voltage pulse with an amplitude of  $-3$  V to the input  $V_{in1}$ , while connecting the memristor's output to ground. While changing the conductivity of the memristor, the values  $V_{c,1-255} = -3.3$ V and  $V_{c,256} = 3.3$  V are applied to the control lines of the transistors, to close and open the corresponding bit lines, respectively.

<span id="page-3-1"></span>2. The conductivity of the memristor is read by the application of a reading pulse with an amplitude of 1 V to the input  $V_{\text{in1}}$ , while the output current  $I_{\text{out,256}}$  is analyzed. To close or open the corresponding bit lines, the transistor control voltages  $V_{c,1-255} = 0$  V and  $V_{c,256} = 3.3$  V are applied, as opposed to the frst step. The zero voltage on the control lines for closing the transistors is caused by changing the conductivity of some of the nontarget memristors in the frst row of the crossbar under the infuence of a total bias of 4.3 V (the sum of the reading and control voltage amplitudes) applied to the seriesconnected transistor–memristor pairs.

## **5 The sneak current issue**

The simulations of the  $256 \times 256$  1T1M crossbar show that it is possible to create crossbars on the basis of both analyzed memristive structures with dimensions greater than  $256 \times 256$  $256 \times 256$  $256 \times 256$  (Tables 2, [3](#page-4-1)).

This conclusion is due to the following values of the sneak currents obtained during the study of the  $256 \times 256$ crossbar:

- For the (CoFeB)*x*(LiNbO3) 100−*x* nanocomposite, the maximum sneak current value is less than 51% of the reading current through the memristive structure;
- For the yttria-stabilized zirconia-based structure, the sneak currents do not exceed 0.6% of the operating current in the OFF-state of the target memristor.

The sneak currents in the worst-case mode can be easily evaluated analytically by applying Kirchhof's laws to the circuit shown in Fig. [1,](#page-1-0) leading to the following formulae  $(for N \gg 1)$ :

<span id="page-3-0"></span>
$$
I_{\text{sheak}} \approx \frac{V_{\text{r}}}{R_{\text{FET,off}}} N,\tag{2}
$$

<span id="page-3-2"></span>
$$
R_{\text{off}}^* \approx \frac{R_{\text{off}} R_{\text{FET,off}} / N}{R_{\text{off}} + R_{\text{FET,off}} / N},\tag{3}
$$

where  $V_r$  is a reading voltage,  $R_{\text{off}}$  is the real resistance of a memristor in its fully nonconductive state,  $R_{\text{off}}^{*}$  is the measured resistance of the upper corner memristor according to

<span id="page-4-0"></span>**Table 2** The sneak currents for the  $(CoFeB)_x(LiNbO_3)_{100-x}$ -based memristive crossbar



\**I*single is the reading current measured for the single memristive device accessed through the opened *n*-FET transistor

\*\*The sneak current computed as  $I_{\text{out},N} - I_{\text{single}}$  (in pA) or  $(I_{\text{out},N} - I_{\text{single}})/I_{\text{out},N}$  (in %)

<span id="page-4-1"></span>**Table 3** The sneak currents for the Au/Zr/ZrO<sub>2</sub>(Y)/TiN/ Ti-based memristive crossbar



\**I*single is the reading current measured for the single memristive device accessed through the opened *n*-FET transistor

\*\*The sneak current computed as  $I_{\text{out},N} - I_{\text{single}}$  (in pA) or  $(I_{\text{out},N} - I_{\text{single}})/I_{\text{out},N}$  (in %)

the reading current at its output, and  $R_{\text{FET,off}}$  is the resistance of the transistor in its closed state (with 0 V applied to the gate).

The approximate Eq. [\(2](#page-3-0)) reveals that the sneak currents do not depend on the characteristics of the memristor at all, because the transistor resistance in the OFF state is much greater than that of the memristor in any resistive state, not to mention the series resistance related to the CMOS metal lines and electrodes, which are a thousand times smaller. Using the BSIM-SOI transistor model,  $R_{\text{FET,off}}$  with 0 V at its gate is evaluated as  $350 \text{ G}\Omega$ . Using this value, the magnitude of the sneak current for the  $256 \times 256(N = 256)$  crossbar is obtained as approximately 732 pA, which is quite close to the numerical results presented in Tables [2](#page-4-0) and [3.](#page-4-1) The difference may be related to the accuracy of the simulation and taking into account the line resistance of the CMOS metal lines and electrodes in the simulation. At the same time, increasing the line resistance to the level of  $3 \text{ k}\Omega$ , as in Ref. [\[53\]](#page-10-6), leads to a change in the fnal result of less than 3%.

For the example using the  $(CoFeB)_x(LiNbO_3)_{100-x}$  nanocomposite with dimensions of  $1 \times 1 \times 4 \mu m^3$ , the results of the simulation of the  $512 \times 512$  crossbar are presented in Table [2](#page-4-0). In this case, the sneak current equals 1328 pA, which is approximately twice the value for the crossbar with  $N = 256$  and corresponds to Eq. ([2\)](#page-3-0). Guided by Eq. ([1\)](#page-3-1) described in Sect. [2](#page-1-1), this crossbar cannot be considered to be fully operational, because the sneak currents distort the  $R_{\text{off}}/R_{\text{on}}$  ratio, resulting in a conventional boundary value less than 32 corresponding to 5 bits of weight precision  $(R_{\text{off}}^*/R_{\text{on}} = 30.4).$ 

It is possible to estimate the largest size of a 1T1M crossbar that will still be insignifcantly infuenced by the sneak currents in the operational sense of condition (11). Substituting  $R_{\text{off}}$  for  $R_{\text{off}}^*$  in Eq. [\(1](#page-3-1)) and using Eq. ([3\)](#page-3-2) for  $R_{\text{off}}^*$ , the maximum allowable size of a 1T1M crossbar can be deduced to be

<span id="page-4-2"></span>
$$
N_{\text{max}}^{(\text{sheak})} \approx \frac{R_{\text{FET,off}}}{R_{\text{off}}} \left( \frac{1}{S} \frac{R_{\text{off}}}{R_{\text{on}}} - 1 \right). \tag{4}
$$

Equation ([4\)](#page-4-2) determines the crossbar size when  $R_{\text{off}}^{*}/R_{\text{on}}$ becomes equal to *S*, representing the limit of allowable operational functionality due to the parasitic efect of sneak currents in the worst-case mode.

For example, considering the characteristics of the (CoFeB)*x*(LiNbO3)100−*x* nanocomposite memr istor with dimensions of  $1 \times 1 \times 2 \mu m^3$ , the largest crossbar achieving a satisfactory range of resistive ratio values  $(S = 32, R<sub>off</sub>/R<sub>on</sub> = 66)$  is approximately 465 × 465. These results are in good agreement with the numerical estimate presented above.

#### **6 The discharge current issue**

The application of the crossbar architecture shown in Fig. [1](#page-1-0) via the sequence of steps described in Sect. [4](#page-3-3) imposes certain limits: during the switching of control lines, for an accurate current (or conductivity) measurement, it is necessary to discharge the transistors'

capacitances. If this is not done, the resulting discharge of the transistors' gates during control voltage changes will result in strong distortion of the readings of the conductivity of the target memristor.

Figure [4](#page-5-0) shows the RESET process of the upper corner memristor with subsequent reading using line  $I_{\text{out,256}}$  of the 1T1M 256 × 256 (CoFeB)*x*(LiNbO3)100−*x* nanocomposite memristor crossbar. Note that the control lines of the nontarget bit lines ( $V_{c,1-255}$  in Fig. [4](#page-5-0)c) should be switched to the negative voltage to be closed during the application of the negative potential to the input word line 1 to reset the target upper-right corner memristor. In this process, relaxation current pulses with a time constant of approximately 15 μs are observed at the output  $(I<sub>out256</sub>$  in Fig. [4b](#page-5-0)). These are associated with the recharging of the transistor gate capacitances. If the reading process (the 1-V pulse in Fig. [4](#page-5-0)a, f) starts before the current relaxation ends, the result will be signifcantly diferent from the expected one, as shown in Fig. [4d](#page-5-0); indeed, the output current in this case can exceed the expected one by several orders of magnitude. The general scheme of the crossbar currents (for only one row) is shown in Fig. [4g](#page-5-0).

Thus, the infuence of this transient process depends on the time that has elapsed since the end of the resistive switching of a memristor. Several solutions can be proposed to fx this problem:

- Waiting for the end of the transition process, which could require quite a lot of time
- Using samples with a larger area, but this approach is undesirable because of problems with both scaling and higher power consumption of the crossbar
- Using an additional simple discharge circuit

The last approach is to use a transimpedance amplifer, whose input is connected to the corresponding output column (Fig. [4g](#page-5-0)). It connects a column to a virtual ground without signifcantly reducing the input impedance of the circuit, which is of great importance for large crossbars.

The gray curve in Fig. [4b](#page-5-0) shows the result for the output current when using this discharge technique. In this case, substantially less time is needed for complete relaxation of the currents in the control lines before switching or reading the target memristor state, and the read result is almost undistorted (Fig. [4](#page-5-0)e), compared with in the absence of the discharge circuit.

Note that such use of a virtual ground is a well-known technique in electronic circuits with a crossbar architecture



<span id="page-5-0"></span>**Fig. 4** The process for reading the conductivity of the  $(CoFeB)_x$  $(LiNbO<sub>3</sub>)<sub>100-x</sub> 1 \times 1 \times 2 \mu m<sup>3</sup>$  memristor and a map of the currents in the crossbar. **a** The input voltage  $(V_{in1})$  trace: the pulse switching the memristor to the OFF state, followed by the reading pulse, **b** the dynamics of the output current  $(I<sub>out.256</sub>)$ , with an active discharge circuit (grey color) and without it (brown color), **c** the voltage applied to the control lines ( $V_{c,1-255}$ ), **d** the reading current pulse ( $I_{out,256}$ ) in

the crossbar without a discharge circuit, **e** the reading current pulse  $(I<sub>out.256</sub>)$  in the crossbar with an active discharge circuit, **f** the input voltage reading pulse [enlarged from (**a**)], **g** a map of the currents in the crossbar during the reading process, where the infuence of the discharge currents  $(I_{dsch})$  can be attenuated by using a discharge circuit

[\[54](#page-10-7), [55](#page-10-8)]; the novelty of this work is the demonstration of the relationship between the diferent kinds of parasitic current efects and the estimation of the maximum allowable size of the 1T1M crossbar that can be built with and without such a discharge circuit in its design.

In this regard, it can be concluded that the efect of the sneak currents on the read result is not as destructive as that of the transient relaxation processes arising in the 1T1M crossbar. Moreover, the addition of the suggested simple discharge circuit at the outputs can solve this problem.

### **7 The leakage current issue**

Besides the sneak and discharge currents, there is one more possible source of result distortion in the 1T1M crossbar architecture, namely the leakage current through the gate dielectric of the transistors in the control lines. This occurs even in the stationary, fully relaxed mode of the crossbar system and appears due to the nonideal properties of the gate dielectric (i.e., its noninfnite resistance).

A leakage current is generated only by those control lines that have a nonzero potential diference between the voltage on the gates of their transistors and the output of the crossbar. Accounting for the fact that, generally, the output is accepted to be grounded, this condition means that nonzero values of  $V_c$  are applied to the control lines.

In the worst-case mode, the highest total leakage current is observed in the case of reading the conductivity of the memristive in the upper corner when all the other bit lines are closed by a negative or positive (depending on the type of transistor) voltage  $V_c$  on the control lines. Then, these currents fow (up to the fow direction) from the gate to the source of each transistor and through one of the memristors in the rightmost column, opened by the corresponding control line, to the ground at the crossbar output.

The resistance of the gate dielectric layer is generally much greater than that of any transistor channel (source–drain) or memristor resistive state, even in their OFF state. Therefore, the total leakage current at the output for a large  $(N \gg 1)$  1T1M crossbar can be estimated as

$$
I_{\text{leak}} \approx \frac{V_{\text{c}}}{R_{\text{gd}}} N^2,\tag{5}
$$

where  $R_{\text{gd}}$  is the resistance of the transistor gate dielectric. As noted above,  $R_{gd} \gg R_{\text{FET,off}}$ , so such an influence of the leakage currents on the read result is not observed in our numerical experiments. However, Eq. ([5](#page-6-0)) displays a parabolic dependence on the crossbar size *N*, in contrast to the linear dependence in Eq. ([2\)](#page-3-0) for the sneak currents. Thus, for some large dimension of the crossbar, the leakage currents

will become close in magnitude to the sneak currents. This will occur for a size

<span id="page-6-4"></span>
$$
N_{\rm ls} \approx \frac{V_{\rm r}}{|V_{\rm c}|} \frac{R_{\rm gd}}{R_{\rm FET, off}},\tag{6}
$$

where  $N_{\text{ls}}$  is on the order of 10<sup>6</sup>. This is quite a large size, but degradation of the performance may occur for crossbars with rather smaller dimensions, due to the absolute values of the leakage currents, without regard to the sneak currents. If  $V_c$ is a positive blocking voltage (for a *p*-type FET), then this deterioration effect will occur, again, when  $R_{\text{off}}^{*}/R_{\text{on}} \geq S$ , where  $R_{\text{off}}^*$  is the measured resistance of the target uppercorner memristor in the worst-case mode, distorted due to the leakage currents:

$$
\frac{V_{\rm c}}{R_{\rm gd}}N^2 + \frac{V_{\rm r}}{R_{\rm off}} = \frac{V_{\rm r}}{R_{\rm off}^*}.
$$
 (7)

Then,

<span id="page-6-1"></span>
$$
N_{\text{max}}^{(\text{leak})} \approx \sqrt{\frac{R_{\text{gd}}}{R_{\text{off}}} \frac{V_{\text{r}}}{|V_{\text{c}}|} \left(\frac{1}{S} \frac{R_{\text{off}}}{R_{\text{on}}} - 1\right)}, V_{\text{c}} > 0.
$$
 (8)

When  $V_c$  is the negative blocking voltage (for an *n*-type FET, as in this work), an incorrect result will be obtained when the total current becomes negative when reading the target memristor conductivity, viz.

$$
-\frac{|V_{\rm c}|}{R_{\rm gd}}N^2 + \frac{V_{\rm r}}{R_{\rm off}} < 0,\tag{9}
$$

and therefore

<span id="page-6-2"></span>
$$
N_{\text{max}}^{(\text{leak})} \approx \sqrt{\frac{R_{\text{gd}}}{R_{\text{off}}} \frac{V_{\text{r}}}{|V_{\text{c}}|}}, V_{\text{c}} > 0.
$$
 (10)

Considering that the factor  $(R_{off}/(SR_{on}) - 1)$  is on the order of magnitude of 1 (for  $R_{\text{off}}/R_{\text{on}} \approx 100$ ), Eq. ([4\)](#page-4-2) can be simplified and expressions  $(8)$  $(8)$  and  $(10)$  combined to obtain

<span id="page-6-5"></span>
$$
N_{\text{max}}^{(\text{sheak})} \sim \frac{R_{\text{FET,off}}}{R_{\text{off}}},\tag{11a}
$$

<span id="page-6-3"></span><span id="page-6-0"></span>
$$
N_{\text{max}}^{\text{(leak)}} \sim \sqrt{\frac{R_{\text{gd}}}{R_{\text{off}}} \frac{V_{\text{r}}}{|V_{\text{c}}|}}.
$$
\n(11b)

According to Eq. [\(11b\)](#page-6-3), the biggest allowable size of such a crossbar containing nanocomposite memristors could be ~ 20,000 (for  $V_r = 1$  V and  $V_c = -3.3$  V), which is much smaller than the size of  $10^6$  given by Eq. [\(6](#page-6-4)), from the point of view of the proximity of the leakage and sneak current values. On the other hand, the use of high-*k* dielectric transistors could improve this situation, as this would allow a decrease of the

leakage current by several orders of magnitude, thus increasing the maximum size to 200,000 or even greater.

# **8 Discussion**

Before designing a crossbar with the 1T1M architecture, it should be checked whether the desired crossbar size is less than the least of the values given by Eq. (11) [or, more precisely, by  $(4)$  $(4)$ ,  $(8)$  $(8)$ , and  $(10)$  $(10)$ ], according to the characteristics of the memristive devices and transistors used. Generally, the size defined by  $(11a)$  is much less than that given by  $(11b)$ , so the sneak current is still the major problem, as for crossbars without transistors or selector devices.

Partial solutions of the sneak current problem, according to formula [\(4](#page-4-2)), may be: (i) increasing the ratio  $R_{\text{off}}/R_{\text{on}}$  of the memristive devices used, or (ii) using a control FET with a high resistance  $R_{\text{FET-off}}$  in its closed state.

It is important to note that the derived formulae are valid when  $R_{on} \gg R_{\text{FET},on} + r$  (the latter being the series resistance related to the CMOS metal lines and electrodes). Otherwise, the physical characteristics of the crossbar line resistance will afect the ratio calculated based on the output currents. Nev-ertheless, formulae [\(4](#page-4-2)) and [\(8](#page-6-1)) remain valid if  $R_{on}$  is replaced by the sum  $(R_{on} + R_{\text{FET,on}} + r)$ . Also, it is necessary to apply linear corrections for the wire resistances when measuring conductivities in diferent columns of the crossbar.

To reduce the destructive effect of the leakage currents through the FET gates, one should use transistors whose gate dielectric exhibits good insulating properties. Also, it is possible, as in this work, to choose  $V_c$  equal to 0 V during the reading process (only for normally closed transistors, i.e., with an induced channel), so that  $N_{\text{max}}^{(\text{leak})}$  diverges to infinity, according to Eq.  $(11b)$  $(11b)$  $(11b)$ .

The most destructive (in terms of their amplitude) are the transistor gate discharge currents in the control lines of a 1T1M crossbar. Their effect can be eliminated either by waiting until the end of the relaxation phenomena after switching the control lines, or by using a simple discharge circuit in the form of a transimpedance amplifer-based virtual ground.

Another issue that should be considered is the geometrical scaling of the crossbar. If the length and width of a transistor channel from the source to drain are designated as *l* and *w*, respectively, then

$$
R_{\text{FET,off}} \propto \frac{l}{w},\tag{12a}
$$

$$
R_{\text{off}} \propto \frac{l}{wl}.\tag{12b}
$$

The last expression approximately applies because the memristive device is generally laid above the drain and corresponds to its size. It can be seen that  $R_{\text{off}}$  depends quadratically on a linear scaling factor, whereas  $R_{\text{EFT off}}$ almost does not depend on the scaling. Thus, the ratio  $R_{\text{FET,off}}/R_{\text{off}} \propto l^2$  decreases quadratically with downscaling of the size of the elements. This is a serious issue because of the reduction of the maximum allowable crossbar size due to the increase of the sneak currents according to Eq. ([11a\)](#page-6-5).

Another fundamental solution to the problem of sneak currents is to use a special scheme for reading the 1T1M crossbar, compatible with that suggested for eliminating the discharge currents. One can apply  $V_r$  to a chosen word line and 0 V to a chosen bit line, which intersect at the target memristor, while connecting all other word and bit lines to the (virtual) ground (0 V). At the same time, only the target control line should be open, while all the others are closed (Fig. [5](#page-7-0)). This, in principle, should lead to the absence or a reduction by orders of magnitude of the sneak current values in the target bit line. A simple evaluation based on Kirchhof's equations shows that the sneak current in the worst case can be expressed as

$$
I_{\text{sheak}} \approx \frac{r^2}{R_{\text{FET,off}} \left( R_{\text{FET,on}} + R_{\text{on}} \right)} \frac{V_r}{R_{\text{FET,off}}} N^2,
$$
(13)

where  $r$  is the resistance of one contact bus and the series electrodes. It is assumed that  $r \ll R_{\text{FET,off}}/N$ . Repeating the considerations described above yields



<span id="page-7-1"></span><span id="page-7-0"></span>**Fig. 5** The proposed reading scheme where all the unselected bit and word lines are (virtually) grounded

$$
N_{\text{max}}^{\text{(leak)}} \sim \sqrt{\frac{R_{\text{FET,on}} + R_{\text{on}}}{R_{\text{off}}}} \frac{R_{\text{FET,off}}}{r}
$$
(14)

[cf. formula  $(11a)$  $(11a)$  $(11a)$ ]. Moreover, this approach simultaneously diminishes the problems with the discharge and leakage currents, as it allows them to drain into the (virtual) ground connected to the bit lines.

Note that, if such a scheme is not justifed in practice due to the additional hardware cost of grounding the unused crossbar word lines, a simple scheme of virtually grounding only the nontarget columns can be chosen. In this case, the estimates for the amplitude of the sneak current and the allowable crossbar size are

$$
I_{\text{sheak}} \approx \frac{r}{R_{\text{FET,off}}} \frac{V_r}{R_{\text{FET,off}}} N^2,\tag{15}
$$

$$
N_{\text{max}}^{\text{(sheak)}} \sim \frac{R_{\text{FET,off}}}{\sqrt{rR_{\text{FET,off}}}}.\tag{16}
$$

 $\sqrt{(R_{\text{on}} + R_{\text{FET,on}})/r}$  times smaller than that given by Eq. ([14](#page-8-3)). This scheme yields a maximum 1T1M crossbar size that is

## **9 Conclusions**

The results of this study reveal that, in a large memristive crossbar built with the 1T1M architecture, the sneak and discharge currents and even the leakage current through the transistor gate dielectric must be accounted for to enable correct estimation of the crosspoint memristor resistances. Simple evaluations based on Kirchhof's equations give the maximum size of a crossbar corresponding to the allowable quality of its operation in neuromorphic calculations. It is demonstrated that the stationary sneak and dynamical discharge currents have the most deteriorating efect on the performance of the crossbar.

Nevertheless, all these negative efects can be overcome by using a simple proposed scheme for switching and measurement, consisting of grounding all the nontarget word and bit lines. It is also worth noting that such virtual grounding should be realized by using transimpedance amplifers, so as to not signifcantly reduce the input impedance of the circuit with increasing crossbar size.

This scheme of operation enables 1T1M crossbars with dimensions of up to  $N \sim \sqrt{(R_{on} + R_{\text{FET,on}})/R_{off}}R_{\text{FET,off}}/r$ , where  $R_{\text{on}}$  and

 $R_{\text{off}}$  are the resistances of the memristor in its low- and high-resistive states,  $R_{\text{FET,off}}$  and  $R_{\text{FET,on}}$  are the resistances of a control FET channel in its closed and open states, and *r* is the resistance of the bus electrode or some appropriate small compliance resistance connected to it in series. This <span id="page-8-3"></span>upper value of *N* can reach as much as  $10^8$  or even more, depending on the compliance resistance, memristors, and FETs chosen. At the same time, taking into account a plausible geometrical size of a 1T1M crossbar (up to  $\sim 10$ cm) and a scaling dependence of type [\(12b](#page-7-1)) for the resistances *r*,  $R_{\text{off}}$ , and  $R_{\text{on}}$ , the maximum allowable dimensions of a 1T1M crossbar can be estimated as  $N \sim 10^6$ .

In this case, the reading or writing times and, consequently, the overall performance are limited mainly by the relaxation time constant *rC*, with *C* designating the transistor gate capacity. By choosing a sufficiently small  $r$ , it is possible to improve the crossbar performance within certain limits.

It is believed that the results of this study will support the development of high-speed and reliable analog and multistate neuromorphic systems based on large memristive crossbars for diferent prospective applications, from neuromorphic computation to brain–computer interfaces and neuroprostheses.

**Acknowledgements** This work was supported by a research project of the NRC "Kurchatov" Institute NBICS Center.

#### **References**

- <span id="page-8-0"></span>1. He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In: Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, Las Vegas, NV, USA. 27–30, pp. 770–778 (June 2016)
- 2. Krizhevsky, A., Sutskever, I., Hinton, G.E.: Imagenet classifcation with deep convolutional neural networks. In: Pereira, F., Burges, C.J.C., Bottou, L., Weinberger, K.Q. (eds.) Advances in Neural Information Processing Systems. Neural Information Processing Systems Foundation, Inc., Vancouver, BC, Canada, pp. 1097–1105 (2012)
- 3. Xu, H., Gao, Y., Yu, F., Darrell, T.: End-to-end learning of driving models from large-scale video datasets. In: CVPR (2017)
- 4. Bojarski, M., Testa, D.D., Dworakowski, D., Firner, B., Flepp, B., Goyal, P., Jackel, L.D., Monfort, M., Muller, U., Zhang, J., Zhang, X., Zhao, J., Zieba, K.: End to end learning for self-driving cars. CoRR [arxiv:abs/1604.07316](http://arxiv.org/abs/abs/1604.07316) (2016)
- <span id="page-8-1"></span>5. Hundelshausen, F., Himmelsbach, M., Hecker, F., Mueller, A., Wuensche, H.J.: Driving with tentacles—integral structures for sensing and motion. In: Buehler, M., Iagnemma, K., Singh, S. (eds.) The DARPA Urban Challenge. Springer Tracts in Advanced Robotics, vol. 56. Springer, Berlin (2009)
- <span id="page-8-2"></span>6. Akopyan, F., et al.: TrueNorth: design and tool fow of a 65 mW 1 million neuron programmable neurosynaptic chip. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. **34**(10), 1537–1557 (2015)
- 7. Sharp, T., Galluppi, F., et al.: Power-efficient simulation of detailed cortical microcircuits on SpiNNaker. J. Neurosci. Methods **1**, 110–118 (2015)
- 8. Benjamin, B.V., Gao, P., McQuinn, E.: Neurogrid: a mixedanalog-digital multichip system for large-scale neural simulations. Proc. IEEE **102**, 699–716 (2014)
- 9. Meier, K.: A mixed-signal universal neuromorphic computing system. In: 2015 IEEE International Electron Devices Meeting (IEDM), pp. 4.6.1–4.6.4 (Dec 2015)
- <span id="page-9-0"></span>10. Davies, M., Srinivasa, N., Lin, T., Chinya, G., Cao, Y., Choday, S.H., Dimou, G., Joshi, P., Imam, N., Jain, S., Liao, Y., Lin, C., Lines, A., Liu, R., Mathaikutty, D., McCoy, S., Paul, A., Tse, J., Venkataramanan, G., Weng, Y., Wild, A., Yang, Y., Wang, H.: Loihi: a neuromorphic manycore processor with on-chip learning. IEEE Micro **38**(1), 82–99 (2018)
- <span id="page-9-1"></span>11. Prezioso, M., Merrikh-Bayat, F., Hoskins, B.D., Adam, G.C., Likharev, K.K., Strukov, D.B.: Training and operation of an integrated neuromorphic network based on metal-oxide memristors. Nature **521**, 61–64 (2015)
- 12. Jiang, H., Han, L., Lin, P., Wang, Z., Jang, M.H., Wu, Q., et al.: Sub-10 nm Ta channel responsible for superior performance of a HfO<sub>2</sub> memristor. Sci. Rep. **6**, 28525 (2016)
- <span id="page-9-2"></span>13. Minnekhanov, A.A., Emelyanov, A.V., Lapkin, D.A., Nikiruy, K.E., Shvetsov, B.S., Nesmelov, A.A., Rylkov, V.V., Demin, V.A., Erokhin, V.V.: Parylene based memristive devices with multilevel resistive switching for neuromorphic applications. Sci. Rep. **9**, 10800 (2019)
- <span id="page-9-3"></span>14. Li, C., Belkin, D., Li, Y., Yan, P., Hu, M., Ge, N., et al.: Efficient and self-adaptive in-situ learning in multilayer memristor neural networks. Nat. Commun. **9**(1), 2385 (2018)
- 15. Cai, F., et al.: A fully integrated reprogrammable memristor– CMOS system for efficient multiply–accumulate operations. Nat. Electron. **2**(7), 290–299 (2019)
- <span id="page-9-4"></span>16. Emelyanov, A.V., Lapkin, D.A., Demin, V.A., Erokhin, V.V., Battistoni, S., Baldi, G., et al.: First steps towards the realization of a double layer perceptron based on organic memristive devices. AIP Adv. **6**(11), 111301 (2016)
- <span id="page-9-5"></span>17. Kim, K.-H., Gaba, S., et al.: A Functional hybrid memristor crossbar-array/CMOS system for data storage and neuromorphic applications. Nano Lett. **12**(1), 389–395 (2012)
- <span id="page-9-6"></span>18. Zidan, M.A., Fahmy, H.A.H., Hussain, M.M., Salama, K.N.: Memristor-based memory: the sneak paths problem and solutions. Microelectron. J. **44**, 176–183 (2013)
- <span id="page-9-7"></span>19. Srinivasan, V., Chopra, S., et al.: Punchthrough-diode-based bipolar RRAM selector by Si epitaxy. IEEE Electron Device Lett. **33**(10), 1396–1398 (2012)
- <span id="page-9-8"></span>20. Kim, S., et al.: Performance of threshold switching in chalcogenide glass for 3D stackable selector. In: Proceedings of Symposium on VLSIT, pp. T240–T241 (June 2013)
- <span id="page-9-9"></span>21. Lee, W., et al.: Varistor-type bidirectional switch  $\text{JMAX} > 10^7 \text{A/A}$  $\text{cm}^2$ , selectivity~10<sup>4</sup>) for 3D bipolar resistive memory arrays. In: Proceedings of Symposium on VLSIT, pp. 37–38 (June 2012)
- <span id="page-9-10"></span>22. Gi, S., Yeo, I., Chu, M., Kim, S., Lee, B.: Fundamental issues of implementing hardware neural networks using memristor. In: International SoC Design Conference (ISOCC), pp. 215–216. IEEE (2015)
- 23. Yakopcic, C., Taha, T.M., et al.: Analysis of a memristor based 1T1M crossbar architecture. In: International Joint Conference on Neural Networks (2012)
- 24. Li, C., Joshua Yang, J., Xia, Q., et al.: Analogue signal and image processing with large memristor crossbars. Nat. Electron. **1**, 52–59 (2018)
- <span id="page-9-11"></span>25. Yao, P., et al.: Face classifcation using electronic synapses. Nat. Commun. **8**, 15199 (2017)
- <span id="page-9-12"></span>26. Yao, P., Wu, H., Gao, B., et al.: Fully hardware-implemented memristor convolutional neural network. Nature **577**, 641–646 (2020)
- <span id="page-9-13"></span>27. Danilin, S.N., Shchanikov, S.A., Bordanov, I.A., Zuev, A.D.: Using simulation to defne the tolerances for the information and physical parameters of memristors-based artifcial neural networks. J. Phys.: Conf. Ser. **1333**, 062026 (2019)
- <span id="page-9-14"></span>28. Querlioz, D., Bichler, O., Dollfus, P., Gamrat, C.: Immunity to device variations in a spiking neural network with memristive nanodevices. IEEE Trans. Nanotechnol. **12**, 288–295 (2013). [https](https://doi.org/10.1109/TNANO.2013.2250995) [://doi.org/10.1109/TNANO.2013.2250995](https://doi.org/10.1109/TNANO.2013.2250995)
- <span id="page-9-15"></span>29. Shahrabi, E., Attarimashalkoubeh, B., Sandrini, J., Leblebici, Y.: Towards chip-level reram-cmos co-integration. In: International Conference on Memristive Materials, Devices and Systems (MEMRYSIS) (2017). [https://doi.org/10.1109/PRIME](https://doi.org/10.1109/PRIME.2016.7519497) [.2016.7519497](https://doi.org/10.1109/PRIME.2016.7519497)
- <span id="page-9-16"></span>30. Aziza, H., Canet, P., Postel-Pellerin, J., Moreau, M., Portal, J.M., Bocquet, M.: ReRAM ON/OFF resistance ratio degradation due to line resistance combined with device variability in 28 nm FDSOI technology. In: Ultimate Integration on Silicon (EUROSOI-ULIS) (2017). [https://doi.org/10.1109/](https://doi.org/10.1109/ULIS.2017.7962594) [ULIS.2017.7962594](https://doi.org/10.1109/ULIS.2017.7962594)
- <span id="page-9-17"></span>31. Nikiruy, K.E., et al.: Dopamine-like STDP modulation in nanocomposite memristors. AIP Adv. **9**, 065116 (2019)
- <span id="page-9-25"></span>32. Rylkov, V.V., Sitnikov, A.V., Nikolaev, S.N., Demin, V.A.: Transport, magnetic and memristive properties of nanograined composite (CoFeB)*x*(LiNbO3)<sup>100</sup>−*<sup>x</sup>*. JETP **153**(3), 424–441 (2018). [https](https://doi.org/10.7868/S0044451018030094) [://doi.org/10.7868/S0044451018030094](https://doi.org/10.7868/S0044451018030094)
- 33. Rylkov, V.V., Sitnikov, A.V., Nikolaev, S.N., Demin, V.A.: Properties of nanogranular (CoFeB)<sub>*x*</sub>(AlO<sub>*y*</sub>)<sub>100−*x*</sub> and (CoFeB)<sub>*x*</sub> (LiNbO*y*)<sup>100</sup>−*<sup>x</sup>* nanocomposites: manifestation of superferromagnetic ordering effects. J. Magn. Magn. Mater. (2017). [https://doi.](https://doi.org/10.1016/j.jmmm.2017.11.022) [org/10.1016/j.jmmm.2017.11.022](https://doi.org/10.1016/j.jmmm.2017.11.022)
- <span id="page-9-18"></span>34. Emelyanov, A.V., Nikiruy, K.E., Serenko, A.V., Sitnikov, A.V., Yu Presnyakov, M., Rybka, R.B., Sboev, A.G., Rylkov, V.V., Kashkarov, P.K., Kovalchuk, M.V., Demin, V.A.: Self-adaptive STDP-based learning of a spiking neuron with nanocomposite memristive weights. Nanotechnology **31**, 045201 (2020). [https://](https://doi.org/10.1088/1361-6528/ab4a6d) [doi.org/10.1088/1361-6528/ab4a6d](https://doi.org/10.1088/1361-6528/ab4a6d)
- <span id="page-9-19"></span>35. Mikhaylov, A.N., et al.: Field- and irradiation-induced phenomena in memristive nanomaterials. Phys. Status Solidi C **3**, 870–881 (2016)
- <span id="page-9-20"></span>36. Emelyanov, A.V., et al.: Yttria-stabilized zirconia cross-point memristive devices for neuromorphic applications. Microelectron. Eng. **215**, 110988 (2019)
- <span id="page-9-21"></span>37. Kim, S., Chen, J., Chen, Y.C., Kim, M.H., Kim, H., Kwon, M.W., et al.: Neuronal dynamics in HfO x/AlO y-based homeothermic synaptic memristors with low-power and homogeneous resistive switching. Nanoscale **11**(1), 237–245 (2019)
- <span id="page-9-22"></span>38. Yun, M.J., Kim, S., Kim, S., Kim, H.D.: Memory state protected from leakage current in Ti/SiN/NiN/Pt bilayer resistive randomaccess memory devices for array applications. Semicond. Sci. Technol. **34**(7), 075030 (2019)
- <span id="page-9-23"></span>39. Kvatinsky, S., Friedman, E.G., Kolodny, A., Weiser, U.C.: Team: threshold adaptive memristor model. IEEE Trans. Circuits Syst. I Regul. Pap. **60**(1), 211–221 (2013)
- <span id="page-9-24"></span>40. Kvatinsky, S., et al.: VTEAM—a general model for voltage controlled memristors. IEEE Trans. Circuits Syst.—II: Express Briefs **62**(8), 786–790 (2015)
- 41. Mladenov, V., Kirilov, S.: A memristor model with a modifed window function and activation thresholds. In: 2018 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1–5. IEEE (2018)
- 42. Amer, S., Sayyaparaju, S., Rose, G.S., Beckmann, K., Cady, N.C.: A practical hafnium-oxide memristor model suitable for circuit design and simulation. In: 2017 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1–4. IEEE (2017)
- 43. Berdan, R., Lim, C., Khiat, A., Papavassiliou, C., Prodromakis, T.: A memristor spice model accounting for volatile characteristics of practical ReRAM. IEEE Electron Device Lett. **35**(1), 135–137 (2014)
- 44. Biolek, Z., Biolek, D., Biolkova, V.: SPICE model of memristor with nonlinear dopant drift. Radioengineering **18**(2), 210–214 (2009)
- 45. Chang, T., Jo, S.H., Kim, K.H., Sheridan, P., Gaba, S., Lu, W.: Synaptic behaviors and modeling of a metal oxide memristive device. Appl. Phys. A **102**(4), 857–863 (2011)
- 46. García-Redondo, F., Gowers, R.P., Crespo-Yepes, A., López-Vallejo, M., Jiang, L.: Spice compact modeling of bipolar/unipolar memristor switching governed by electrical thresholds. IEEE Trans. Circuits Syst. I Regul. Pap. **63**(8), 1255–1264 (2016)
- <span id="page-10-0"></span>47. Yakopcic, C., Taha, T.M., Subramanyam, G., Pino, R.E.: Generalized memristive device spice model and its application in circuit design. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. **32**(8), 1201–1214 (2013)
- <span id="page-10-1"></span>48. Siemon, A., Ferch, S., Heittmann, A., Waser, R., Wouters, D.J., Menzel, S.: Analyses of a 1-layer neuromorphic network using memristive devices with non-continuous resistance levels. APL Mater. **7**, 091110 (2019)
- <span id="page-10-2"></span>49. BSIMSOIv4.4 MOSFET MODEL Users "Manual". BSIM GROUP (2010)
- <span id="page-10-3"></span>50. Yang, J.Joshua, Xia, Qiangfei, et al.: Long short-term memory networks in memristor crossbar arrays. Nat. Mach. Intell. **1**, 49–57 (2019)
- <span id="page-10-4"></span>51. Yoo, Hyeonjoong, Pimmel, Russell L.: The efect of weight precision and range on neural network classifer performance. Neurocomputing **6**, 541–549 (1994)
- <span id="page-10-5"></span>52. Shevgoor, M., et al.: Improving memristor memory with sneak current sharing. In: 33rd IEEE International Conference on Computer Design (ICCD) (2015)
- <span id="page-10-6"></span>53. Kataeva, I. et al.: Towards the development of analog neuromorphic chip prototype with 2.4 M integrated memristors. 2019 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1–5. IEEE (2019)
- <span id="page-10-7"></span>54. Merrikh-Bayat, F., Merrikh-Bayat, F., Shouraki, S.B.: The neurofuzzy computing system with the capacity of implementation on a memristor crossbar and optimization-free hardware training. IEEE Trans. Fuzzy Syst. **22**(5), 1272–1287 (2014)
- <span id="page-10-8"></span>55. Sun, Sheng-Yang, Li, Z., Li, J., Liu, H., Liua, H., Li, Q.: A memristor-based convolutional neural network with full parallelization architecture. IEICE Electron. Express **16**(3), 1–12 (2019)

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.