

# **Nanocomputing channel fdelity of QCA code converter circuits under thermal randomness**

**Debashis De1 · Jadav Chandra Das[1](http://orcid.org/0000-0001-5308-5077)**

Published online: 23 October 2019 © Springer Science+Business Media, LLC, part of Springer Nature 2019

#### **Abstract**

The signal propagation and logical operations performed by the electrostatic interaction between the nanodots belonging to the quantum cellular automata (QCA) cells of diferent polarizations are infuenced by the environmental noise like temperature fuctuations. The efect of thermal randomness on the computational fdelity of QCA-based 4-bit binary-to-Gray and binary-to-excess-3 code converters is studied in this article. The fdelity of computation of these digital circuits in the presence of noise is calculated by applying Shannon's information-theoretic measures, and thus, the robustness of the quantum cellular automata circuits to thermal noise is estimated. Finally, the temperature range over which the semiconductor quantum cellular automata circuits yield reliable computation is indicated. The proposed converters have minimum number of clock zones and high device density.

**Keywords** Binary-to-Gray code converter · Binary-to-excess-3 code converter · Information theory · Communication · QCA · Computational fdelity

# **1 Introduction**

Nanoscale-based circuit design using quantum dot cellular automata (QCA) is focused by the researchers today because of the advantages of low energy consumption and high processing speed  $[1–7]$  $[1–7]$  $[1–7]$ . The fundamental QCA logic is based on the 3-input majority gate (MV), QCA wire and QCA inverter [\[8](#page-15-0)[–15](#page-15-1)]. The architecture of QCA accommodates the above three cellular automata structures. Lent et al. [[1\]](#page-14-0) proposed a new paradigm for computation with cellular automata and also showed the construction and interconnection of basic digital logic gates. An adiabatic switching technique that permits the clocked control of the arrays of quantum dot cells performing useful computations was developed [\[6,](#page-14-2) [16](#page-15-2)[–19](#page-15-3)]. Researchers already reported the experimental demonstration of a binary wire and logic gate using QCA [\[2](#page-14-3)[–5](#page-14-4), [8](#page-15-0), [20](#page-15-4), [21\]](#page-15-5). Lots of general-purpose combinational and

 $\boxtimes$  Jadav Chandra Das jadav2u@gmail.com Debashis De dr.debashis.de@wbut.ac.in sequential circuits have been designed using QCA [\[22](#page-15-6)[–30](#page-15-7)]. The overview of logic redundancy schemes and the classical fault-tolerant approaches for circuit reliability was also discussed  $[7, 8, 14, 15, 31-34]$  $[7, 8, 14, 15, 31-34]$  $[7, 8, 14, 15, 31-34]$  $[7, 8, 14, 15, 31-34]$  $[7, 8, 14, 15, 31-34]$  $[7, 8, 14, 15, 31-34]$  $[7, 8, 14, 15, 31-34]$  $[7, 8, 14, 15, 31-34]$ . The computational efficiency of such circuits is, however, infuenced by the environmental noise such as temperature variation. The efficacy of nanocomputing devices in the presence of noise can be estimated by Shannon's information-theoretic measures. In nanocomputing, two things are most important:  $(1)$  the efficacy of noisy channels to implement complex computational operations and  $(2)$  statistically how the efficacy varies in ensembles of channels having variable physical structures. Those aspects motivate the information-theoretic measures, which statistically confines the computational efficacy of noisy computation channels that assembled via processes. This induces the randomness in the structure of physical channel and is therefore tailor-made to characterize realistic nanocomputing channels. The stated confnement is generally appropriate for any artifcial as well as natural nanocomputing channels, realized through a structured or in random nanonetwork, which can be modeled like discrete computation channel. Recently, Anderson et al. [\[35](#page-15-11)] have quantifed the impact of structural randomness and temperature fuctuations on the efficiency of performance of the full-adder circuit from the information-theoretic point of view.

<sup>1</sup> Department of Computer Science and Engineering, West Bengal University of Technology, BF-142, Salt Lake, Sector-I, Kolkata 700064, India

The main aim of this work is to explore the robustness and trustworthiness of digital circuits in QCA through calculation of computational fidelity under thermal randomness and presence of noise. Thus, this work deals with the computational fidelity of QCA circuits, i.e., computation of channel fidelity in QCA channel routing when they will be implemented as noiseless and noisy nanocomputing channels. This work has the contributions as follows.

- 1. Computation of channel fdelity in QCA channel routing. The computation is performed for both noiseless and noisy QCA channels.
- 2. To perform the computation of channel fdelity, in this work, QCA-based 4-bit binary-to-Gray code and binaryto-excess-3 code converters have been considered as a routing channels.
- 3. The computational fdelity has been estimated applying Shannon's information-theoretic measures to confrm the robustness of the QCA channels.
- 4. It has been observed that the computational fdelity of QCA channel fuctuates by rising the temperatures. Thus, range of temperatures over which the QCA channels yield reliable computation is proposed.

This article has five sections as follows. The QCAbased design of both the converters is outlined in Sect. [2.](#page-1-0) Estimation of channel fidelity in QCA channel routing for noiseless and noisy QCA channels is given in Sect. [3.](#page-4-0) Comparative analysis is given in Sect. [4](#page-12-0). Finally, the conclusion is made in Sect. [5](#page-14-5).

### <span id="page-1-0"></span>**2 QCA‑based binary‑to‑Gray and excess‑3 code converters**

For an *n*-bit converter, the output bits  $(Y_{i,n})$  of the Gray code related to the input bits  $(X_{i,n})$  can be written as

$$
Y_{i,n} = X_{i,n}, Y_{i,n-1} = X_{i,n} \oplus X_{i,n-1}, \dots, Y_{i,1} = X_{i,2} \oplus X_{i,1}
$$

The truth table for conversion of 4-bit binary code into Gray code is given in Table [1](#page-1-1) [\[12\]](#page-15-12). It is seen from the truth table that the most signifcant bit (MSB) of the Gray code is same with that of the input binary code. The logic expressions of the 4-bit binary code-to-Gray code converter circuit can be expressed as  $W = A$ ,  $X = A \oplus B$ ,  $Y = B \oplus C$ ,  $Z = C \oplus D$ . QCA-based majority function representations are given by  $X = M(M(\overline{A}, B, 0), M(A, \overline{B}, 0), 1), Y = M(M(\overline{B}, C, 0),$  $M(B, \overline{C}, 0), 1), Z = M(M(\overline{C}, D, 0), M(C, \overline{D}, 0), 1).$ 

The QCA layout of this code converter circuit is outlined in Fig. [1](#page-2-0). The circuit is developed using QCA Designer tool. The design is executed as follows.

- 1. Each XOR layout consists of 2 inverters and 3 MVs.
- 2. The inputs are in frst clock zone.
- 3. The AND and OR operations necessary for the XOR operation are performed in the second and third clock zones, respectively.
- 4. The circuit layout consists of total 194 QCA cells over the area 920 nm $\times$ 240 nm, and three clock zones are required.
- 5. The simulation is achieved by the coherence vector method and it requires 5 iterations to converge into the initial steady-state polarization.



<span id="page-1-1"></span>**Table 1** Truth table for the conversion of 4-bit binary of into Gray code



<span id="page-2-0"></span>**Fig. 1** QCA layout of 4-bit binary code-to-Gray code converter

6. The required clock zone is three. Thus, after  $\frac{3}{4}$  clock cycles the correct output will be appeared as displayed in Fig. [2.](#page-2-1)

The computational efficacy of both the code converter circuits designed in this article can be analyzed by considering them as the computational channel where the output(s) can arise from the combination of the diferent inputs unlike the noiseless communication channel having one-to-one mapping between the input(s) and output(s) as shown in Fig. [3](#page-3-0).

The truth table for conversion of 4-bit binary code into excess-3 code is shown in Table [2](#page-3-1). Here, the circuit is designed using four serial adders as presented in Fig. [4.](#page-3-2) The combinations of the input bit sequence range from "0000" to "1111" (i.e., 0–15). Since any output of the excess-3 code converter is increased by three with respect to a specifc binary input, four bits cannot represent the correct output of the converter for the input combinations "1101," "1110" and "1111" (i.e., 13–15). The most significant bit  $(E)$  denotes the error in the output of the excess-3 code converter as



<span id="page-2-1"></span>**Fig. 2** Simulation result for 4-bit binary code-to-Gray code converter



<span id="page-3-0"></span>**Fig. 3 a** Noiseless communication channel, **b** computation channel

<span id="page-3-1"></span>**Table 2** Truth table for the

shown in the truth table for the last three combinations of the binary input.

The circuit layout of the binary-to-excess-3 code converter shown in Fig. [5](#page-4-1) is designed using QCA Designer simulation tool. The design is carried out as follows.

- 1. The inputs are in frst clock zone.
- 2. Each of the full adders requires four clock zones to execute.
- 3. The layout consists of 686 cells including four inputs and fve outputs.
- 4. The simulation is calculated by coherence vector method and it requires 10 iterations to converge into the initial steady-state polarization, and the output is shown in Fig. [6.](#page-4-2)

<b>TRAILE 2</b> IT LOCK LOTER LOT LITE binary-to-excess-3 code	$X_i$	$\boldsymbol{A}$	$\boldsymbol{B}$	$\mathcal{C}_{\mathcal{C}}$	D	$Y_i$	W	X	Y	Z
converter	$X_{\rm 0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$Y_{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\mathbf{1}$	$\mathbf{1}$
	$\mathfrak{X}_1$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\mathbf{1}$	$\boldsymbol{Y_1}$	$\boldsymbol{0}$	$\mathbf{1}$	$\boldsymbol{0}$	$\boldsymbol{0}$
	$\mathfrak{X}_2$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\mathbf{1}$	$\boldsymbol{0}$	$\ensuremath{\mathnormal{Y}}_2$	$\boldsymbol{0}$	$\mathbf{1}$	$\boldsymbol{0}$	$\mathbf{1}$
	$X_3$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\mathbf{1}$	$\mathbf{1}$	$Y_3$	$\boldsymbol{0}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{0}$
	$X_4\,$	$\boldsymbol{0}$	$\mathbf{1}$	$\boldsymbol{0}$	$\boldsymbol{0}$	${\cal Y}_4$	$\boldsymbol{0}$	$\mathbf{1}$	$\mathbf{1}$	1
	$X_5$	$\boldsymbol{0}$	$\mathbf{1}$	$\boldsymbol{0}$	$\mathbf{1}$	$Y_5$	$\mathbf{1}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$
	$X_{\rm 6}$	$\boldsymbol{0}$	$\mathbf{1}$	1	$\mathbf{0}$	$Y_{6}$	$\mathbf{1}$	$\boldsymbol{0}$	$\boldsymbol{0}$	1
	$X_7$	$\boldsymbol{0}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$Y_7$	$\mathbf{1}$	$\boldsymbol{0}$	$\mathbf{1}$	$\boldsymbol{0}$
	$X_8\,$	$\mathbf{1}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$Y_8$	$\mathbf{1}$	$\boldsymbol{0}$	$\mathbf{1}$	$\mathbf{1}$
	$X_9$	$\mathbf{1}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\mathbf{1}$	$Y_9$	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$	$\mathbf{0}$
	$X_{\rm 10}$	$\mathbf{1}$	$\boldsymbol{0}$	$\mathbf{1}$	$\boldsymbol{0}$	$Y_{10}$	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$	$\mathbf{1}$
	$X_{11}$	$\mathbf{1}$	$\boldsymbol{0}$	$\mathbf{1}$	$\mathbf{1}$	$Y_{11}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{0}$
	$X_{12}$	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$Y_{12}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$
	$X_{13}$	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$	$\mathbf{1}$	$Y_{13}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$
	$X_{14}$	$\mathbf{1}$	$\mathbf{1}$	$\mathbf{1}$	$\boldsymbol{0}$	$Y_{14}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\mathbf{1}$
	$X_{15}$	$\mathbf{1}$	$\,1$	$\mathbf{1}$	$\,1\,$	$Y_{15}$	$\boldsymbol{0}$	$\boldsymbol{0}$	$\,1$	$\boldsymbol{0}$
${\bf D}$ $\mathbf{1}$	$\mathbf C$		$\,1$	$\, {\bf B}$		$\boldsymbol{0}$ $\boldsymbol{\rm{A}}$		$\boldsymbol{0}$		
$\boldsymbol{0}$ Full Adder 1		Full Adder 2			Full Adder 3		Full Adder 4			$E(5^{th} bit)$
	$\ensuremath{\mathbf{Z}}$		$\mathbf Y$			$\mathbf X$			$\mathbf W$	

<span id="page-3-2"></span>**Fig. 4** Design of binary-to-excess-3 code converter



<span id="page-4-1"></span>**Fig. 5** QCA layout of binary code-to-excess-3 code converter

<span id="page-4-2"></span>**Fig. 6** Simulation result for binary-to-excess-3 code converter



ឹ 

The simulation result of proposed converters as shown in Figs. [2](#page-2-1) and [6](#page-4-2) is compared with their theoretic values. The evaluation agreed the circuit's functional efficiency. The parameters used for coherence vector simulation of proposed QCA layout is shown in Fig. [7](#page-5-0). The height as well as breadth of QCA cell used to achieve the circuit is 18 nm.

# <span id="page-4-0"></span>**3 Computational fdelity in QCA channel routing**

The logical 4-bit binary code-to-Gray code as well as binary-to-excess-3 code converter has no information loss as because the number of inputs and that of the corresponding outputs are equal. Besides, each input line and

Temperature: 1.000000		К
Relaxation Time: 1.000000e-015		S
	Time Step: 1.000000e-016	S
Total Simulation Time: 7.000000e-011		S
	Clock High: 9.800000e-022	
	Clock Low: 3.800000e-023	
	Clock Shift: 0.000000e+000	
Clock Amplitude Factor: 2.000000		
Radius of Effect: 80.000000		nm
Relative Permittivity: 12.900000		
Layer Separation: 11.500000		nm

<span id="page-5-0"></span>**Fig. 7** Coherence vector simulation parameter list

output line are distinct in nature. Thus, this computational channel can behave almost like a communicational channel. In particular, when both the converters having equal number of input and output bits perform ideal logical transformation, then they will behave as an ideal noiseless communication channel.

The 4-bit binary code-to-Gray code converter has 4-bit output for each 4-bit input. But binary code-to-excess-3 code converter has 5-bit output for each 4-bit input. So, there must be 32 ( $2^5$  = 32) distinct output combinations. But, out of these 32 output combinations, logically only 16 output combinations are valid. As there is only 16 input combinations, the number of output combinations must be  $\leq$ 16. Thus, binary code-to-Gray code as well as binary-toexcess-3 code converter is 16-input and 16-output channel.

Though both the converters have equal number of inputs as well as outputs, the QCA circuit of binary-to-excess-3 code converter as shown in Fig. [5](#page-4-1) is more complex than that of the QCA circuit of binary code-to-Gray code converter circuit as shown in Fig. [1](#page-2-0). Binary-to-excess-3 code converter required more QCA cells, MVs and clocking zones. Thus, it is better to study how computational fdelity varies in QCA circuits, which have same number of input and output combinations. This motivates the selection of the proposed converters as a QCA routing channels.

The mean or average information per message (considering equal probability {*pi* } of input bits of message (*m*) defned in terms of *M*-array input alphabet {*xi* } and *N*-array

output alphabet  $\{y_j\}$  with probability  $\{q_j\}$  transmitted by the discrete memory less source is given by the entropy [[35,](#page-15-11) [36](#page-15-13)],

<span id="page-5-1"></span>
$$
H(m) = \sum_{i=0}^{M-1} p_i I_i
$$
 (1)

where  $I_i = \log_2 \left( \frac{1}{n} \right)$ *pi* ) bits represent the information content in the message  $m$ . Thus, Eq.  $(1)$  $(1)$  can be written as

<span id="page-5-2"></span>
$$
H(m) = \sum_{i=0}^{M-1} p_i \log_2 \left(\frac{1}{p_i}\right)
$$
  
= 
$$
-\sum_{i=0}^{M-1} p_i \log_2 p_i \text{bits}
$$
 (2)

Since the nanodots are arranged in the QCA cells, form the channel for carrying signal and circuit for performing computation, Shannon's information theory-based measures can be applied to evaluate the amount of uncertainty in obtaining the correct output as specifed by the logical transformation of the inputs given to the circuits in the presence of noise. The 4-bit binary number contains total 16 combinations of the input  $(x_i)$ to both the binary code-to-Gray code and binary-to-excess-3 code converters and the output  $(y_j)$  of the circuit also contains 16 combinations as the input. So,  $p_i = q_i = 1/16$ . Using Eq. ([2\)](#page-5-2), the Shannon's entropy for the input of both the converters is given by,

$$
H(X_{abcd}) = -\sum_{i=0}^{M-1} p_i \log_2 p_i
$$
  
=  $-\sum_{i=0}^{15} \left(\frac{1}{16}\right) \log_2 \left(\frac{1}{16}\right)$   
=  $-16 \left[ \left(\frac{1}{16}\right) \log_2 \left(\frac{1}{16}\right) \right]$   
= 4

The average uncertainty about the input bits  $(x_i)$  with respect to the received output bits  $(y_j)$  is calculated by the conditional entropy as follows [\[35,](#page-15-11) [36](#page-15-13)]

$$
H(X|Y) = \sum_{j=0}^{N-1} q_j H(X|y_j) = \sum_{j=0}^{N-1} q_j \left( -\sum_{i=0}^{M-1} p_{i|j} \log_2 p_{i|j} \right) \tag{3}
$$

where  $H(X|y_j) = -$ *M* ∑−1  $\sum_{i=0}$   $p_{i|j}$  log<sub>2</sub>  $p_{i|j}$  is the average entropy for all output bits  $y_j$  and  $p_{i|j} = (q_{i|j}p_i/q_j)$  stands for conditional probability of output bit  $(y_j)$  with respect to input bits  $(x_i)$ [\[35\]](#page-15-11). Similarly,  $q_{ij}$  is the transition probability.  $q_{ij}$  will be 1 if *i* ∈ {*i*}<sub>*j*</sub>; otherwise, it will be zero.

The mutual information received at the output of the circuits, i.e., the information present in output *Y* about input *X* is formulated by,

$$
I(X;Y) = H(X) - H(X|Y)
$$
\n<sup>(4)</sup>

In practical cases, the array of QCA cells can behave as noisy channel in the presence of thermal randomness because of the change in maximum output polarization (MOP) of the cells with temperature. Consequently, the logical transformation efectively done by the circuits may deviate from the predicted output.

The computational fidelity  $(F<sub>L</sub>)$  measure provides the amount of information about how far the noisy channel output resembles the correct output expected from the logical transformation of the same input distribution, i.e.,  $\{x_i\}$  with probability mass function  $\{p_i\}$  performed by a noiseless channel [\[35](#page-15-11)]. Basically, computational fdelity measure provides a more widespread description of computational efficacy. It is an information theory-based measure that reveals the statistical information of correlations between inputs and outputs in a noisy computing channel, yielding quantitative data about computational abilities of the channel that transcend a specifc cluster of the *M* channel outputs ( $\{z_k\}$ ) into *N* abstract outputs *yj* (logical) and assignment of *N* sequence of digits to this *yj* . Besides, the computational fdelity measure is more versatile due to their information-theoretic nature and the entropic scenario of information-theoretic approach enables connections from computational efficacy to the physical costs for noisy computation. In more general, the computational fidelity measure statistically computes the distinguishability of outputs resulting from the inputs which belongs to the poles apart logical outputs. Note that the computational fidelity measure is mainly used in quantum computation to quantify the closeness behavior of physical outputs to desire states.

So, we consider an *M*-input ( $\{x_i\}$ ), *K*-output ( $\{z_k\}$ ) noisy discrete channel as binary-to-Gray and binary-to-excess-3 code converters and the channels are characterized by a channel matrix  $({\lbrace \pi_{k|i} \rbrace})$  that represents the conditional probability of the occurrence of a particular output ( $\{z_k\}$ ) for a particular input  $x_i$ .

For both the circuits, the amount of information about the extent to which the noisy channel generates correct logical output which is analogous to that of the ideal channel is given by the mutual information between the noise-free and noisy channel outputs as  $[35]$  $[35]$  as shown in Eq. ([5\)](#page-6-0).

$$
I(Z;Y) = H(Z) - H(Z|Y)
$$
\nwhere

\n(5)

$$
H(Z) = -\sum_{k=0}^{k-1} \pi_k \log_2 \pi_k
$$
 (6)

and

<span id="page-6-4"></span>
$$
\pi_k = \sum_i p_i \pi_{k|i} \tag{7}
$$

In Eq. ([5\)](#page-6-0), *Y* stands for output of ideal channel and *Z* denotes output for noise channel. *H*(*Z*) is the self-entropy for noise channel output *Z* and *H*(*Z*|*Y*) denotes average entropy for noisy channel output.

The conditional entropy in the noisy channel output, i.e., average entropy for both the converters can be calculated from the expression  $[35]$  $[35]$  as shown in Eq.  $(8)$  $(8)$ .

<span id="page-6-1"></span>
$$
H(Z|Y) = \sum_{j=0}^{N-1} q_j H(Z|y_j) = \sum_{j=0}^{N-1} q_j \left( -\sum_{k=0}^{k-1} \pi_k^{(j)} \log_2 \pi_k^{(j)} \right) \tag{8}
$$

where

<span id="page-6-5"></span>
$$
\pi_k^{(j)} = \frac{1}{q_j} \sum_{i \in \{i\}_j} p_i \pi_{k|i} \tag{9}
$$

In Eq. ([8\)](#page-6-1),  $H(Z|y_j)$  is the entropy given that  $Y = y_j$  and  $\pi_k^{(j)}$  is the probability for  $Z = z_k$  when  $Y = y_j$ . For a noisy computing channel  $N = \left\{ \{x_i\}, \{z_k\}, \{ \pi_{k,i} \} \right\}$  with input probability mass function $\{p_i\}$ , the computational fidelity can be written as

<span id="page-6-2"></span>
$$
F_{\mathcal{L}} = \frac{I(Z;Y)}{H_L(Y)}\tag{10}
$$

where

$$
H_{\mathcal{L}}(Y) = -\sum_{j} q_j \log_2 q_j \tag{11}
$$

In Eq.  $(10)$  $(10)$ ,  $H<sub>I</sub>(Y)$  is the output entropy associated with the logical transformation of the ideal channel, i.e., the output entropy for logical transformation *L* with input probability mass function  $\{p_i\}$  [\[35\]](#page-15-11). The computational fidelity of the proposed circuits can be calculated using Eq. [\(10](#page-6-2)).

### **3.1 Computational fdelity in noiseless QCA channel routing**

In this section, the measure of computational fdelity of 4-bit binary code-to-Gray code converter and binary codeto-excess-3 code converter is performed when they behaves like a noiseless computing channels.

<span id="page-6-0"></span>The conditional probabilities comprising the channel matrix  $({\lbrace \pi_{k|i} \rbrace})$  for the binary-to-Gray code converter (for the binary inputs 0–15) are presented in Eq. (12).

<span id="page-6-3"></span>
$$
\pi_{0|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 - P_i^X \right) \left( 1 - P_i^Y \right) \left( 1 - P_i^Z \right) \tag{12a}
$$

$$
\pi_{1|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 - P_i^X \right) \left( 1 - P_i^Y \right) \left( 1 + P_i^Z \right) \tag{12b}
$$

$$
\pi_{2|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 - P_i^X \right) \left( 1 + P_i^Y \right) \left( 1 + P_i^Z \right) \tag{12c}
$$

$$
\pi_{3|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 - P_i^X \right) \left( 1 + P_i^Y \right) \left( 1 - P_i^Z \right) \tag{12d}
$$

$$
\pi_{4|i} = \left(\frac{1}{16}1 - P_i^W\right)\left(1 + P_i^X\right)\left(1 + P_i^Y\right)\left(1 - P_i^Z\right) \tag{12e}
$$

$$
\pi_{5|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 + P_i^X \right) \left( 1 + P_i^Y \right) \left( 1 + P_i^Z \right) \tag{12f}
$$

$$
\pi_{6|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 + P_i^X \right) \left( 1 - P_i^Y \right) \left( 1 + P_i^Z \right) \tag{12g}
$$

$$
\pi_{7|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 + P_i^X \right) \left( 1 - P_i^Y \right) \left( 1 - P_i^Z \right) \tag{12h}
$$

$$
\pi_{8|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 + P_i^X \right) \left( 1 - P_i^Y \right) \left( 1 - P_i^Z \right) \tag{12i}
$$

$$
\pi_{9|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 + P_i^X \right) \left( 1 - P_i^Y \right) \left( 1 + P_i^Z \right) \tag{12j}
$$

$$
\pi_{10|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 + P_i^X \right) \left( 1 + P_i^Y \right) \left( 1 + P_i^Z \right) \tag{12k}
$$

$$
\pi_{11|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 + P_i^X \right) \left( 1 + P_i^Y \right) \left( 1 - P_i^Z \right) \tag{121}
$$

$$
\pi_{12|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 - P_i^X \right) \left( 1 + P_i^Y \right) \left( 1 - P_i^Z \right) \tag{12m}
$$

$$
\pi_{13|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 - P_i^X \right) \left( 1 + P_i^Y \right) \left( 1 + P_i^Z \right) \tag{12n}
$$

$$
\pi_{14|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 - P_i^X \right) \left( 1 - P_i^Y \right) \left( 1 + P_i^Z \right) \tag{12o}
$$

$$
\pi_{15|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 - P_i^X \right) \left( 1 - P_i^Y \right) \left( 1 - P_i^Z \right) \tag{12p}
$$

<span id="page-7-1"></span>where  $P_i^W, P_i^X, P_i^Y$  and  $P_i^Z$  denote the polarization of output cell *W*, *X*, *Y* and *Z*, respectively, for ith input  $\{x_i\}$ . If it is assumed that the proposed channels have the logical outputs, i.e., all the outputs which are logically true provide perfect 1 and all the outputs which are logically false provide perfect 0. Then, the channel matrix ( $\{\pi_{k|i}\}\$ ) for the binaryto-Gray code converter can be estimated (Table [3](#page-7-0)) using Eqs. ([12a](#page-6-3)[–12p](#page-7-1)).

The conditional probabilities comprising the channel matrix ({*πk|i*}) for the binary-to-excess-3 code converter (for the binary inputs 0–15) are presented in Eq. (13).

$$
\pi_{0|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 - P_i^Y \right) \left( 1 + P_i^X \right) \left( 1 + P_i^Z \right) \left( 1 - P_i^E \right) \tag{13a}
$$

<span id="page-7-2"></span>
$$
\pi_{1|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 + P_i^Y \right) \left( 1 - P_i^X \right) \left( 1 - P_i^Z \right) \left( 1 - P_i^E \right) \tag{13b}
$$

$$
\pi_{2|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 + P_i^Y \right) \left( 1 - P_i^X \right) \left( 1 + P_i^Z \right) \left( 1 - P_i^E \right) \tag{13c}
$$

<span id="page-7-0"></span>**Table 3** Channel matrix for the binary code-to-Gray code converter



$$
\pi_{3|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 + P_i^Y \right) \left( 1 + P_i^X \right) \left( 1 - P_i^Z \right) \left( 1 - P_i^E \right) \tag{13d}
$$

$$
\pi_{4|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 + P_i^Y \right) \left( 1 + P_i^X \right) \left( 1 + P_i^Z \right) \left( 1 - P_i^E \right) \tag{13e}
$$

$$
\pi_{5|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 - P_i^Y \right) \left( 1 - P_i^X \right) \left( 1 - P_i^Z \right) \left( 1 - P_i^E \right) \tag{13f}
$$

$$
\pi_{6|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 - P_i^Y \right) \left( 1 - P_i^X \right) \left( 1 + P_i^Z \right) \left( 1 - P_i^E \right) \tag{13g}
$$

$$
\pi_{7|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 - P_i^Y \right) \left( 1 + P_i^X \right) \left( 1 - P_i^Z \right) \left( 1 - P_i^E \right) \tag{13h}
$$

$$
\pi_{8|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 - P_i^Y \right) \left( 1 + P_i^X \right) \left( 1 + P_i^Z \right) \left( 1 - P_i^E \right) \tag{13i}
$$

$$
\pi_{9|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 + P_i^Y \right) \left( 1 - P_i^X \right) \left( 1 - P_i^Z \right) \left( 1 - P_i^E \right) \tag{13j}
$$

$$
\pi_{10|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 + P_i^Y \right) \left( 1 - P_i^X \right) \left( 1 + P_i^Z \right) \left( 1 - P_i^E \right) \tag{13k}
$$

$$
\pi_{11|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 + P_i^Y \right) \left( 1 + P_i^X \right) \left( 1 - P_i^Z \right) \left( 1 - P_i^E \right) \tag{13l}
$$

$$
\pi_{12|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 + P_i^Y \right) \left( 1 + P_i^X \right) \left( 1 + P_i^Z \right) \left( 1 + P_i^E \right) \tag{13m}
$$

converter

$$
\pi_{13|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 - P_i^Y \right) \left( 1 - P_i^X \right) \left( 1 - P_i^Z \right) \left( 1 + P_i^E \right) \tag{13n}
$$

$$
\pi_{14|i} = \frac{1}{16} \left( 1 - P_i^W \right) \left( 1 - P_i^Y \right) \left( 1 - P_i^X \right) \left( 1 + P_i^Z \right) \left( 1 + P_i^E \right) \tag{13o}
$$

$$
\pi_{15|i} = \frac{1}{16} \left( 1 + P_i^W \right) \left( 1 - P_i^Y \right) \left( 1 + P_i^X \right) \left( 1 - P_i^Z \right) \left( 1 + P_i^E \right) \tag{13p}
$$

<span id="page-8-1"></span>where  $P_i^W, P_i^X, P_i^Z, P_i^Z$  and  $P_i^E$  denote the polarization of output cell *W*, *X*, *Y*, *Z*, and *E* respectively, for ith input  $\{x_i\}$ . If it is assumed that the proposed channels have the logical outputs, i.e., all the outputs which are logically true provide perfect 1 and all the outputs which are logically false provide perfect 0. Then, the channel matrix ( $\{\pi_k | i\}$ ) for binary-toexcess-3 code converter can be estimated (Table [4\)](#page-8-0) using Eqs. ([13a](#page-7-2)[–13p](#page-8-1)).

Now, in case of binary-to-Gray code converter, for noiseless communication,  $P_i^W = P_i^X = P_i^Y = P_i^Z = 1$  and then from Eq. (12), we can write

$$
\pi_{k|i} = \frac{1}{16}(1+1)(1+1)(1+1)(1+1)
$$

$$
= \left(\frac{1}{16} \times 16\right)
$$

$$
= 1
$$

<span id="page-8-0"></span>

Using Eq. ([7\)](#page-6-4), for every value of  $k$  ( $k$  = 0, 1, ..., 15),  $\pi_k$  can be calculated as

$$
\pi_k = \sum_i p_i \pi_{k|i}
$$
  
=  $\left(\frac{1}{16} \times 1\right) \left(\text{For 4 - bit binary code-to-Gray code converter } p_i = \frac{1}{16}\right)$   
=  $\frac{1}{16}$ 

Therefore, 
$$
H(Z) = -\sum_{k=0}^{k-1} \pi_k \log_2 \pi_k
$$
  
\n
$$
= -\sum_{k=0}^{15} \pi_k \log_2 \pi_k
$$
\n
$$
= -16\left(\frac{1}{16} \log_2 \frac{1}{16}\right)
$$
\n
$$
= -\log_2 \frac{1}{16}
$$
\n
$$
= 4
$$

$$
H_L(Y) = -\sum_j q_j \log_2 q_j
$$
  
= -16\left(\frac{1}{16} \log\_2 \frac{1}{16}\right)  
= 4

Placing the value of  $I(Z;Y)$  and  $H<sub>I</sub>(Y)$  in Eq. [\(10](#page-6-2)), the computational fdelity can be calculated as

$$
F_{\rm L} = \frac{I(Z;Y)}{H_{\rm L}(Y)}
$$

$$
= \frac{4}{4}
$$

$$
= 1
$$

 $\lambda$ 

Again from Eq. [\(9\)](#page-6-5),  $\pi_k^{(j)}$  can be calculated as

$$
\pi_k^{(j)} = \frac{1}{q_j} \sum_{i \in \{i\}_j} p_i \pi_{k|i} \left( \text{For 4 - bit binary-to-Gray code converter } q_i = \frac{1}{16}
$$

$$
= 16 \times \frac{1}{16}
$$

$$
= 1
$$

Thus, 
$$
H(Z|y_j) = -\sum_{k=0}^{k-1} \pi_k^{(j)} \log_2 \pi_k^{(j)}
$$

$$
= -\sum_{k=0}^{15} \pi_k^{(j)} \log_2 \pi_k^{(j)}
$$

$$
= -\frac{1}{16} (1 \log_2 1)
$$

$$
= 0
$$

$$
H(Z|Y) = \sum_{j=0}^{15} q_j H(Z|y_j)
$$

$$
= \frac{1}{16} \times 0
$$

$$
= 0
$$

$$
H(Z;Y) = H(Z) - H(Z|Y)
$$

 $= H(Z) - H(Z|Y)$  $= 4 - 0$  $= 4$ 

So, fidelity  $(F<sub>L</sub>)$  will be 1 when the circuit behaves like a noiseless computing channel.

Similarly, in case of binary-to-excess-3 converters, it can be shown that the fidelity  $(F<sub>L</sub>)$  will be 1 when it behaves like a noiseless computing channel.

It can be noted that the computational fdelity is within the range  $0 \leq F_L \leq 1$ . The equality in the lower bound occurs when the noisy channel output, i.e., *Z* has no knowledge about the logical output *Y*. On the other hand, the equality in the upper bound occurs when *Y* can be inferred from *Z* without ambiguity, i.e., *I*(*Z*;*Y*) has maximum value of  $H_1(Y)$  [\[35\]](#page-15-11). Thus, it can be noted that if the output of any circuit is correspondent to logical one then the circuit will achieve the maximum fidelity, i.e.,  $F_L$  = 1 and it indicates no induced noise in the outputs. But, less than one means the noise is present in the outputs, i.e., the output is produced with induced noise.

## <span id="page-9-0"></span>**3.2 Computational fdelity in noisy QCA channel routing**

Fidelity may vary based on induced noise, which may present due to dissipated power, structural randomness and thermal randomness. In this section, the estimation of fdelity for both the circuits is performed considering thermal randomness.

To perform the estimation of fdelity, proposed binary codeto-Gray code converter circuit as shown in Fig. [1](#page-2-0) has been simulated on QCA Designer tool at diferent temperatures such as 1 K and 2 K. From the simulation outcome, the polarization of each output cell at specifc temperature is observed and utilized in calculation of fdelity. For example, if the circuit is simulated at 1 K temperature, then each output cell has the maximum output polarization (MOP) for logical true as follows.

From Eq. (12), we can write  $P_i^W = P_i^X = P_i^Y = P_i^Z = 0.954$ 

$$
\pi_{k|i} = \frac{1}{16}(1 + 0.954)(1 + 0.954)(1 + 0.954)(1 + 0.954)
$$
  
=  $\frac{14.578}{16}$   
= 0.9111

Using Eq. [\(7\)](#page-6-4), for every value of  $k$  ( $k$  = 0, 1, …, 15),  $\pi$ <sub>*k*</sub> can be calculated as

$$
\pi_k = \sum_i p_i \pi_{k|i}
$$
  
=  $\left(\frac{1}{16} \times 0.9111\right) \left(\text{For 4 - bit binary code-to-Gray code converter } p_i = \frac{1}{16}\right)$   
=  $\frac{0.9111}{16}$   
= 0.05694

Therefore, 
$$
H(Z) = -\sum_{k=0}^{k-1} \pi_k \log_2 \pi_k
$$
  
\n
$$
I(Z;Y) = H(Z) - H(Z|Y)
$$
\n
$$
= 3.7670 - 1.9575
$$
\n
$$
= -16 \left[ \left( \frac{0.9111}{16} \right) \log_2 \left( \frac{0.9111}{16} \right) \right]
$$
\n
$$
= -(0.9111) \log_2 \left( \frac{0.9111}{16} \right)
$$
\n
$$
= 3.7670
$$
\n
$$
= 3.7670
$$

<span id="page-10-0"></span>**Table 5** Fidelity calculation of binary code-to-Gray code converter



$$
\pi_k^{(j)} = \frac{1}{q_j} \sum_{i \in \{i\}_j} p_i \pi_{k|i}
$$

$$
= 16 \times \frac{1}{16} \times (0.9111)
$$

$$
= 0.9111
$$

Thus, 
$$
H(Z|y_j) = -\sum_{k=0}^{k-1} \pi_k^{(j)} \log_2 \pi_k^{(j)}
$$
  
=  $-16[(0.9111) \log_2(0.9111)]$   
= 1.9575

$$
H(Z|Y) = \sum_{j=0}^{15} q_j H(Z|y_j)
$$
  
=  $\frac{1}{16} (16 \times 1.9575)$   
= 1.9575

$$
H_{L}(Y) = -\sum_{j} q_{j} \log_{2} q_{j}
$$

$$
= -16\left(\frac{1}{16} \log_{2} \frac{1}{16}\right)
$$

$$
= 4
$$

Placing the value of  $I(Z;Y)$  and  $H_L(Y)$  in Eq. [\(10\)](#page-6-2), the computational fdelity at 1 K temperature can be calculated as

$$
F_{\text{L(For1 K)}} = \frac{I(Z;Y)}{H_{\text{L}}(Y)} = \frac{1.8094}{4} = 0.4567
$$

Similarly, at diferent temperatures, the computational fdelity of the binary code-to-Gray code converter is estimated and tabulated in Table [5](#page-10-0).

In similar approach, the estimation of computational fdelity of proposed binary-to-excess-3 code converter for diferent temperatures such as 1 K and 2 K has been performed. For example, if the circuit is simulated at 1 K temperature, then each output cell has the maximum output polarization (MOP) for logical true as follows.

$$
P_i^W = P_i^X = P_i^Y = P_i^Z = 0.988
$$
  
From Eq. (13), we can write

$$
\pi_{k|i} = \frac{1}{16}(1 + 0.988)(1 + 0.988)(1 + 0.988)(1 + 0.988)
$$
  
= 
$$
\frac{15.6194}{16}
$$

$$
= 0.9762
$$

Using Eq. [\(7\)](#page-6-4), for every value of  $k$  ( $k$  = 0, 1, …, 15),  $\pi$ <sub>*k*</sub> can be calculated as

$$
\pi_k = \sum_i p_i \pi_{k|i}
$$
  
=  $\left(\frac{1}{16} \times 0.9762\right) \left(\text{For 4 - bit binary code-to-Gray code converter } p_i = \frac{1}{16}\right)$   
=  $\frac{0.9762}{16}$   
= 0.06101

Again from Eq. (9), 
$$
\pi_k^{(j)}
$$
 can be calculated as

$$
\pi_k^{(j)} = \frac{1}{q_j} \sum_{i \in \{i\}_j} p_i \pi_{k|i}
$$

$$
= 16 \times \frac{1}{16} \times (0.9762)
$$

$$
= 0.9762
$$

Thus, 
$$
H(Z|y_j) = -\sum_{k=0}^{k-1} \pi_k^{(j)} \log_2 \pi_k^{(j)}
$$

$$
= -16[(0.9762) \log_2(0.9762)]
$$

$$
= 0.5425
$$

$$
H(Z|Y) = \sum_{j=0}^{15} q_j H(Z|y_j)
$$
  
= 
$$
\frac{1}{16} (16 \times 0.5425)
$$
  
= 0.5425

$$
I(Z;Y) = H(Z) - H(Z|Y)
$$
  
= 3.9388 - 0.5425  
= 3.3963

 $H_L$ 

$$
(Y) = -\sum_{j} q_j \log_2 q_j
$$

$$
= -16\left(\frac{1}{16} \log_2 \frac{1}{16}\right)
$$

$$
= 4
$$

Therefore,  $H(Z) = -\sum_{k=1}^{k-1}$ *k*=0  $\pi_k \log_2 \pi_k$  $=-16\left[\left(\frac{0.9762}{16}\right)\right]$  $\log_2\left(\frac{0.9762}{16}\right)$ 16  $\lambda$ ]  $= 3.9388$ 

Placing the value of  $I(Z;Y)$  and  $H_L(Y)$  in Eq. ([10](#page-6-2)), the computational fdelity 1 K temperature can be calculated as

$$
F_{L(\text{For}1K)} = \frac{I(Z;Y)}{H_L(Y)} = \frac{3.3988}{4} = 0.8497
$$

<span id="page-12-1"></span>**Table 6** Fidelity calculation of binary-to-excess-3 code converter

Tempera- ture $(K)$	<b>MOP</b>	$\Pi_{k i}$	H(z)	$\Pi_k^{(j)}$	$H(Z y_j)$	H(Z Y)	I(Z;Y)	$F_{\rm L}$
1	0.988	0.9762	3.9388	0.9762	0.5425	0.5425	3.3963	0.8497
$\overline{2}$	0.988	0.9762	3.9388	0.9762	0.5425	0.5425	3.3963	0.8497
3	0.988	0.9762	3.9388	0.9762	0.5425	0.5425	3.3963	0.8497
$\overline{4}$	0.988	0.9762	3.9388	0.9762	0.5425	0.5425	3.3963	0.8497
5	0.988	0.9762	3.9388	0.9762	0.5425	0.5425	3.3963	0.8497
6	0.988	0.9762	3.9388	0.9762	0.5425	0.5425	3.3963	0.8497
7	0.988	0.9762	3.9388	0.9762	0.5425	0.5425	3.3963	0.8497
8	0.988	0.9762	3.9388	0.9762	0.5425	0.5425	3.3963	0.8497
9	0.988	0.9762	3.9388	0.9762	0.5425	0.5425	3.3963	0.8497
10	0.987	0.9743	3.9334	0.9473	0.5860	0.5860	3.3474	0.8368
11	0.985	0.9703	3.9236	0.9703	0.6745	0.6745	3.2491	0.8123
12	0.983	0.9664	3.9135	0.9664	0.7617	0.7617	3.1517	0.7879
13	0.980	0.9604	3.8982	0.9604	0.8914	0.8914	3.0068	0.7517
14	0.977	0.9548	3.8830	0.9548	1.0197	1.0197	2.8633	0.7158
15	0.972	0.9451	3.6476	0.9451	1.2304	1.2304	2.4157	0.6039
16	0.966	0.9337	3.8274	0.9337	1.4783	1.4783	2.3491	0.5872
17	0.960	0.9224	3.7971	0.9224	1.7206	1.7206	2.0769	0.5191
18	0.952	0.9074	3.7569	0.9074	2.0354	2.0354	1.7216	0.4304
19	0.944	0.8926	3.7169	0.8926	2.3405	2.3405	1.3762	0.3440
20	0.935	0.8762	3.6720	0.8762	2.6731	2.6731	0.9989	0.2497



<span id="page-12-2"></span>**Fig. 8** Computational fdelity versus temperature characteristics of a 4-bit binary code-to-Gray code converter

Similarly, at diferent temperatures, the computational fdelity of the binary-to-excess-3 code converter is estimated and tabulated in Table [6](#page-12-1).

# <span id="page-12-0"></span>**4 Results and discussions**

## **4.1 Fidelity versus temperature analysis**

The variation of computational fdelity of the binaryto-Gray and binary-to-excess-3 code converter with



<span id="page-13-0"></span>**Fig. 9** Computational fdelity versus temperature characteristics of a 4-bit binary-to-excess-3 code converter



<span id="page-13-1"></span>**Fig. 10** Comparison of computational fdelity versus temperature characteristics of a 4-bit binary-to-Gray ("+" symbol) and binary-toexcess-3 code ("\*" symbol) converters

temperature is shown in Figs. [8](#page-12-2) and [9](#page-13-0). The observations from the graphs are as follows.

- 1. Mop decreases by raising temperature. Thus, the computational fdelity decreases with increasing temperature for both the code converter circuits.
- 2. Both the circuits perform reliable computation over the low temperature range, i.e., stability of the code converter circuits decreases under thermal randomness.

#### **4.2 Comparative analysis**

The comparative study of the computational fdelity for both the code converter circuits is shown in Fig. [10](#page-13-1) which shows results as follows.

- 1. The fdelity of the binary code-to-Gray code converter is much less than that of the binary-to-excess-3 code converter even in the low-temperature regime.
- 2. Further, the fdelity of the binary-to-excess-3 code converter starts to degrade at a relatively higher temperature range than that of the other converter.
- 3. The binary-to-Gray code and binary-to-excess-3 code converters can perform logical transformation or computation efficiently over the temperature range  $1-4$  K and 1–11 K, respectively.

The fdelity of the binary code-to-Gray code converter is much less than that of the binary-to-excess-3 code converter even in the low-temperature regime because of MOP. Higher value of MOP means higher fdelity as in that case *I*(*Z*;*Y*) has maximum value of  $H_1(Y)$ . Section [3.2](#page-9-0) shows that both the converters have same value of  $H_1(Y)$ , i.e., 4. Thus, the variation in fidelity depends on  $I(Z;Y)$ . If  $I(Z;Y)$  increases, fidelity also increases, and if *I*(*Z*;*Y*) decreases, fidelity also decreases. Now, the value of *I*(*Z*;*Y*) depends on MOP.

<span id="page-13-2"></span>

faithfulne randomne

<span id="page-14-6"></span>



So, if MOP increases, *I*(*Z*;*Y*) also increases, and if MOP decreases, *I*(*Z*;*Y*) also decreases. For example, as described in Sect. [3.2,](#page-9-0) at *T*=1 K, the MOP of binary code-to-Gray code converter is 0.954 which causes  $I(Z;Y) = 1.8094$  and thus fidelity  $(F_L)$  = 0.4567. But in case of binary-to-excess-3 code converter, at  $T=1$  K, the MOP is 0.988 which causes  $I(Z;Y) = 3.3963$  and thus fidelity  $(F<sub>L</sub>) = 0.8497$ . Therefore, due to lower MOP, the fdelity of the binary code-to-Gray code converter is much less than that of the binary-toexcess-3 code converter even in the low-temperature regime.

#### **4.3 Computational faithfulness**

During estimation process, the degree of computational faithfulness of proposed converters with temperature is observed and the result is plotted in Table [7](#page-13-2). The result is analyzed as follows.

- 1. The computational fdelity of the QCA binary-to-Gray and binary-to-excess-3 code converters is good over the temperature range  $0 \le T < 4$  K and  $0 \le T < 11$  K, respectively. Thus, both the code converters have reliable computation over that range of temperatures.
- 2. Adequate over the range  $5K \leq T < 7K$  and  $11 K \leq T < 18 K$ , respectively. Thus, the output from both of the code converters can be considered as valid outputs over that range of temperatures.
- 3. Poor over the range  $7 K \leq T < 9 K$  and  $18 K \leq T < 20 K$ , respectively. Thus, both the code converters have faulty outputs.

### **4.4 Data statistics of the proposed code converter circuits**

The data statistics for both the code converter circuits is tabulated in Table [8.](#page-14-6) Table [8](#page-14-6) shows that the standard deviation of the computational fdelity of the binary code-toexcess-3 code converter is slightly larger than that of the binary-to-Gray code converter. This little diference of the order of approximately 0.07 is manifested in the small difference in the slope of the two curves (Fig. [10](#page-13-1)). The phenomenon reveals the performance of the binary-to-excess-3 code converter to be more reliable than the binary-to-Gray code converter under thermal randomness.

### <span id="page-14-5"></span>**5 Conclusion**

This article shows the computation of channel fdelity in QCA channel routing for noiseless and noisy QCA channel routing. Shannon's information-theoretic measure of computational fdelity confrms the robustness of the proposed binary-to-Gray and binary-to-excess-3 code converter-based QCA routing channels. The proposed routing channels yield reliable computation under certain range of temperatures. The computational fidelity is found to deteriorate with increasing temperature for both the routing channels. This routing channels exhibit considerable fdelity when operated in the temperature regime 1*–*5 K and 1*–*11 K, respectively. Hence, both the channels yield appreciable computational efficacy over the low-temperature regime. Moreover, the extent of variation of the computational fdelity of the circuits with the thermal fuctuations refects the fuzzy multivalued status of the performance of the QCA-based routing channels. The simulation result is verifed through theoretic values that agreed the design accuracy of the proposed channels.

**Acknowledgements** The authors are grateful to DST FIST Project, WBUT, India, for providing with the grant for accomplishment of the project under File No. SR/FST/ETI-296/2011, and TEQIP II, WBUT, India.

### **References**

- <span id="page-14-0"></span>1. Lent, C.S., Tougaw, P.D., Porod, W., Bernstein, G.H.: Quantum cellular automata. Nanotechnology **4**, 49–57 (1993)
- <span id="page-14-3"></span>2. Porod, W.: Quantum-dot devices and quantum-dot cellular automata. Int. J. Bifurc. Chaos **7**, 2199–2218 (1997)
- 3. Tougaw, P.D., Lent, C.S.: Logic devices implemented using quantum cellular automata. J. Appl. Phys. **75**, 1818–1825 (1994)
- 4. Orlov, A.O., Amlani, I., Toth, G., Lent, C.S., Bernstein, G.H., Snider, G.L.: Experimental demonstration of a binary wire for quantum-dot cellular automata. Appl. Phys. Lett. **74**, 2875–2877 (1999)
- <span id="page-14-4"></span>5. Amlani, I., Orlov, A.O., Snider, G.L., Lent, C.S., Porod, W., Bernstein, G.H.: Experimental demonstration of electron switching in a quantum-dot cellular automata (QCA) cell. Superlattices Microstruct. **25**, 273–278 (1999)
- <span id="page-14-2"></span>6. Campos, C.A.T., Marciano, A.L., Vilela Neto, O.P., Torres, F.S.: USE: a universal, scalable and efficient clocking scheme for QCA. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. **35**, 513– 517 (2016)
- <span id="page-14-1"></span>7. Pudi, V., Sridharan, K.: A bit-serial pipelined architecture for high-performance DHT computation in quantum-dot cellular automata. IEEE Trans. Very Large Scale Integr. Syst. **23**, 2352– 2356 (2015)
- <span id="page-15-0"></span>8. Das, J.C., De, D.: Operational efficiency of novel SISO shift register under thermal randomness in quantum-dot cellular automata design. Microsyst. Technol. (2016). [https://doi.org/10.1007/s0054](https://doi.org/10.1007/s00542-016-3085-y) [2-016-3085-y](https://doi.org/10.1007/s00542-016-3085-y)
- 9. Sen, B., Nag, A., De, A., Sikdar, B.K.: Towards the hierarchical design of multilayer QCA logic circuit. J. Comput. Sci. **11**, 233–244 (2015)
- 10. Sen, B., Dutta, M., Mukherjee, R., Nath, R.K., Sinha, A.P., Sikdar, B.K.: Towards the design of hybrid QCA tiles targeting high fault tolerance. J. Comput. Electron. **15**(2), 429–445 (2016)
- 11. Das, K., De, D., De, M.: Realization of semiconductor ternary quantum dot cellular automata. IET Micro Nano Lett. **8**, 258–263 (2013)
- <span id="page-15-12"></span>12. Rashidi, H., Rezai, A., Soltany, S.: High-performance multiplexer architecture for quantum-dot cellular automata. J. Comput. Electron. **15**(3), 968–981 (2016)
- 13. Das, J.C., De, D.: Reversible comparator design using quantum dot-cellular automata. IETE J. Res. **62**, 323–330 (2016)
- <span id="page-15-8"></span>14. Roy, D., Maitra, S., Mukherjee, K., De, D.: Analysis of efect of temperature variation on computational faithfulness of a QCA XOR gate. Presented at International Conference on Electronics, Communication and Instrumentation (ICECI), Kolkata, India, pp. 1–4 (2014)
- <span id="page-15-1"></span>15. K. Das, D. De, M. De, Re-Programmable Logic Array for Logic Design and Its Reliability Analysis in QCA, in Emerging Trends in Computing and Communication (ETCC), Lecture Notes in Electrical Engineering, Springer, 298 (2014) 341-352
- <span id="page-15-2"></span>16. Roohi, A., Khademolhosseini, H., Sayedsalehi, S., Navi, K.: A symmetric quantum-dot cellular automata design for 5-input majority gate. J. Comput. Electron. **13**, 701–708 (2014)
- 17. Kianpour, M., Sabbaghi-Nadooshan, R., Navi, K.: A novel design of 8-bitadder/subtractor by quantum-dot cellular automata. J. Comput. Syst. Sci. **80**, 1404–1414 (2014)
- 18. Tehrani, M.A., Safaei, F., Moaiyeri, M.H., Navi, K.: Design and implementation of multistage interconnection networks using quantum-dot cellular automata. Microelectron. J. **42**, 913–922 (2011)
- <span id="page-15-3"></span>19. Ahmad, F., Bhat, G.M., Khademolhosseini, H., Angizi, S.A.S., Navi, K.: Towards single layer quantum-dot cellular automata adders based on explicit interaction of cells. J. Comput. Sci. **16**, 8–15 (2016)
- <span id="page-15-4"></span>20. Perez-Martinez, F., Petersson, K.D., Farrer, I., Anderson, D., Jones, G.A.C., Ritchie, D.A., Smith, C.G.: Realization of a GaAs/ AlGaAs-based quantum cellular automata cell. Microelectron. J. **39**, 674–677 (2008)
- <span id="page-15-5"></span>21. Macuccia, M., Gattobigio, M., Bonci, L., Iannaccone, G., Prins, F.E., Single, C., Wetekamb, G., Kern, D.P.: A QCA cell in silicon on insulator technology: theory and experiment. Superlattices Microstruct. **34**, 205–211 (2003)
- <span id="page-15-6"></span>22. Farazkish, R.: A new quantum-dot cellular automata fault-tolerant full-adder. J. Comput. Electron. **14**(2), 506–514 (2015)
- 23. Vankamamidi, V., Ottavi, M., Lombardi, F.: A serial-memory by quantum-dot cellular automata. IEEE Trans. Comput. **57**, 606–618 (2008)
- 24. Das, J.C., De, D.: Novel low power reversible binary incrementer design using quantum-dot cellular automata. Microprocess. Microsyst. **42**, 10–23 (2016)
- 25. Kassa, S.R., Nagaria, R.K.: A novel design of quantum dot cellular automata 5-input majority gate with some physical proofs. J. Comput. Electron. **15**, 324–334 (2016)
- 26. Das, J.C., De, D.: Quantum dot-cellular automata based reversible low power parity generator and parity checker design for nanocommunication. Front. Inform. Technol. Electron. Eng. **17**, 224–236 (2016)
- 27. Hashemi, S., Navi, K.: New robust QCA D fip fop and memory structures. Microelectron. J. **43**, 929–940 (2012)
- 28. Du, H., Lv, H., Zhang, Y., Peng, F., Xie, G.: Design and analysis of new fault-tolerant majority gate for quantum-dot cellular automata. J. Comput. Electron. **15**(4), 1484–1497 (2016)
- 29. Arjmand, M.M., Soryani, M., Navi, K.: Coplanar wire crossing in quantum cellular automata using a ternary cell. IET Circuits Dev. Syst. **7**, 263–272 (2013)
- <span id="page-15-7"></span>30. Sayedsalehi, S., Azghadi, M.R., Angizi, S., Navi, K.: Restoring and non-restoring array divider designs in quantum-dot cellular automata. Inf. Sci. **311**, 86–101 (2015)
- <span id="page-15-9"></span>31. Fijani, A., Toomarian, B.N.: New design for quantum dots cellular automata to obtain fault tolerant logic gates. J. Nanopart. Res. **3**, 27–37 (2001)
- 32. Farazkish, R., Khodaparast, F.: Design and characterization of a new fault-tolerant full-adder for quantum-dot cellular automata. Microprocess. Microsyst. **39**, 426–433 (2015)
- 33. Ma, X., Huang, J., Metra, C., Lombardi, F.: Detecting multiple faults in one-dimensional arrays of reversible QCA gates. J. Electron. Test. **25**, 39–54 (2009)
- <span id="page-15-10"></span>34. Sen, B., Dutta, M., Sikdar, B.K.: Efficient design of parity preserving logic in quantum-dot cellular automata targeting enhanced scalability in testing. Microelectron. J. **45**, 239–248 (2014)
- <span id="page-15-11"></span>35. Anderson, N.G., Maalouli, F., Mestancik, J.: Quantifying the computational efficacy of nanocomputing channels. Nano Commun. Netw. **3**, 139–150 (2012)
- <span id="page-15-13"></span>36. Gallager, R.G.: Information Theory and Reliable Communication. Wiley, New York (1968)

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.