



A Coplanar XOR Using NAND-NOR-Inverter and Five-Input Majority Voter in Quantum-Dot Cellular Automata Technology

Yongqiang Zhang¹ · Feifei Deng¹ · Xin Cheng¹ · Guangjun Xie¹

Received: 17 June 2019 / Accepted: 12 November 2019 / Published online: 3 December 2019

© Springer Science+Business Media, LLC, part of Springer Nature 2019

Abstract

Quantum-dot cellular automata (QCA) offer a promising design paradigm for complementing conventional integrated circuits. The XOR plays a crucial role in arithmetic circuits and communications. Existing design schemes consume more operational components and thus are inefficient in terms of area and QCA cost at present. In this paper, a coplanar XOR composed of an NAND-NOR-Inverter (*NNI*) and a five-input majority voter (*M5*) is proposed for the first time. This new structure not only excludes complex crossovers but also has full accessibility to its input/output pins. The simulation waveforms and performance figures verify the functionality and merits of the proposed circuits. The implementation of the proposed XOR scheme in QCA consumes less overhead than that of its counterparts. Its occupied area and QCA cost are respectively reduced by 9.26% and 33.33% compared with the state-of-the-art XOR. To prove its practicability, multi-bit parity generators are also proposed in the means of hierarchically cascading the proposed XOR gates. The area and cost of the proposed 32-bit generator are respectively reduced by 39.47% and 33.33% compared with the existing best design.

Keywords XOR · Coplanar layout · I/O accessibility · Parity generator · Quantum-dot cellular automata

1 Introduction

In the process of scaling feature size of complementary metal oxide semiconductor (CMOS) devices, several fatal flaws, i.e. short-channel effects and leakage power dissipation, compel researchers to investigate alternative technologies for complementing conventional CMOS-based integrated circuits technique [1, 2]. The probable technologies, i.e. carbon nanotube

✉ Guangjun Xie
gjxie8005@hfut.edu.cn

¹ School of Electronic Science and Applied Physics, Hefei University of Technology, Hefei 230009, China

(CNT), single electron transistor (SET) and quantum-dot cellular automata (QCA), have been put forward to seek out a promising one [3–5]. Among them, QCA provide a hopeful computing paradigm and information transmission pattern in the nanoscale regime [6]. The ultra-high integration, extremely low power consumption and high processing speed make QCA more promising in applications [6]. To achieve the steady operation of a system at ambient working temperature, nanomagnetic logic and molecular QCA may be hopeful in physical implementations [7, 8]. Recently, silicon atom dangling bonds were successfully realized to implement logic gates on a H-Si (100)-2 × 1 surface [9–11].

The binary information in QCA is represented by the positions of electrons confined in a cell as shown in Fig. 1a, either binary 1 or binary 0. The data transmission between cells is purely performed by the Coulomb interaction, thus it just avoids the leakage current occurred in conventional circuits [5]. The typical semiconductor-based cell model is defined as 18 nm width and height, 2 nm spacing between two nearest cells in QCADesigner [12]. As illustrated in Fig. 1b, the three-input majority voter (*M3*) is a basic logic component in QCA. The logic function for a *M3* with inputs *A*, *B*, and *C* is $F = M3(A, B, C) = AB + AC + BC$, which tends to produce the majority of three inputs to get a lowest electrostatic energy level. The NAND-NOR-Inverter (*NNI*) is a composite logic gate, which needs a set of gates to realize its function. Its layout in QCA technique is very simple as shown in Fig. 1c. The logic function is expressed as $F = NNI(A, \bar{B}, \bar{C}) = A\bar{B} + A\bar{C} + \bar{B}\bar{C}$, where input signals *B* and *C* are inverted to output. Another frequently used voter is a five-input majority voter (*M5*), as shown in Fig. 1d, whose logic function is $F = M5(A, B, C, D, E) = ABC + ABD + ABE + ACD + ACE + ADE + BCD + BCE + BDE + CDE$ [13]. A *M5* can further reduce the complexity of complex QCA circuits by properly replacing *M3* s. In addition, if two cells are diagonally placed to each other, they will take opposite polarizations because of the Coulomb interaction between them. With this diagonal configuration, an inverter for realizing NOT operation is then realized in QCA.

To control the direction of signals propagating between cells and ensure a circuit to remain in instantaneous ground state, the quasi-adiabatic switching mechanism was introduced and it results in four clock zones [5]. Each zone is composed of four phases: switch, hold, release, and relax, as shown in Fig. 2. Taking the clock0 as an example, the inter-dot barrier will gradually increase during the switch phase from $t=0$ to $t=\pi/2$ and then peaks in the hold phase. During the hold phase, the cells in clock1 are polarized by cells in clock0. After the hold phase, the tunnel barrier continually decreases in the release phase in clock0, while the cells in clock1 keep polarized. When the inter-dot barrier reaches the minimum value, the cells completely lose their polarizations and do not have any influence on neighboring cells while getting ready for the next cycle at $t=2\pi$. Data will be propagated from the hold phase in clock0 to the next one in clock1, then to clock2 and finally to clock3 as the arrow lines denoted. To distinguish the cells in each clock zone, four colors (green, purple, teal and white)




Fig. 1 QCA basics (a) QCA cells (b) three-input majority voter (c) five-input majority voter




Fig. 2 QCA four-phase clock mechanism

are used to indicate them as in the right side in Fig. 2. These cells in various colors will be sequentially polarized. One clock period in a QCA circuit is a clock cycle from clock0, clock1, clock2 to clock3.

With the majority voters, inverters and four-phase clock, one can implement any complex circuit in QCA. Several simple Boolean logic functions were also realized by using the intercellular Coulomb interaction [14, 15]. Although this method can get an efficient circuit in terms of area and delay, it is immature and time consuming; the

Table 1 Existing gate-based XORs

No.	XOR	Gate-based logic expression	Schematic	Advantage	Limitation
1	In [27]	$M3 \left(\begin{matrix} M3(A, M3(A, B, 0), 0) \\ M3(B, M3(A, B, 0), 0), 1 \end{matrix} \right)$		Coplanar layout I/O accessibility	5 logic gates 1 clock cycle
2	In [28,29]	$M3(M3(\bar{A}, B, 0), M3(A, \bar{B}, 0), 1)$		0.75 clock cycles	5 logic gates Multilayer layout
3	In [30]	$M5(\bar{A}, M3(A, B, 1), M3(A, B, 1), \bar{B}, 0)$		Coplanar layout I/O accessibility 0.75 clock cycles	4 logic gates
4	In [31-34]	$M5(A, M3(A, B, 0), M3(A, B, 1), B, 0)$		Coplanar layout I/O accessibility 0.75 clock cycles	3 logic gates
5	In [35]	$NNI \left(\begin{matrix} NNI(A, NNI(A, B, 1), 1) \\ NNI(B, NNI(A, B, 1), 1) \end{matrix} \right)$		Coplanar layout I/O accessibility	4 logic gates 1 clock cycle

cells in the circuit cannot be fully saturated and thus are unstable [16]. The approach to map AND and OR gates to majority voters is straightforward, thus it is costly and inefficient. Logic synthesis methodologies using the $M3$ s and inverters were put forward to design QCA circuits with less logic gates so that logic gate-based design method is the mainstream in QCA at present [17–22]. Meanwhile, basic logic arithmetic and memory circuits were realized as well [23–26]. Further, the XOR occupies an important position in digital logic circuits and communications, which has been deeply studied in existing works [27–35]. An important thing in circuit design is to handle the complex crossovers. Researchers tried to minimize the number of wire crossings for simplifying QCA circuits [36–38]. Several above XORs include a crossover, while others exclude it. These XOR schemes will be comprehensively analyzed in **Section 2 Related work** to show their merits and limitations.

In this paper, to get an efficient XOR with respect to reliability, cell count, circuit area, latency, QCA cost and dissipated energy, we propose a coplanar scheme using NAND-NOR-Inverter (NNI) and five-input majority voter ($M5$). The main contributions of this paper are as follows:

- 1) We analyze existing gate-based XORs and parity generators to show their advantages and limitations in detail.
- 2) We then propose a coplanar XOR consisting of NNI and $M5$ to get an efficient layout for the first time.
- 3) The multi-bit parity generators are proposed by using the proposed XOR to show its merits.
- 4) We perform a detailed analysis regarding validity, reliability, performances, power dissipation, complexity and QCA cost for the proposed circuits.

The rest of this paper is organized as follows: Section 2 describes the existing XORs and parity generators to show their limitations and advantages. Section 3 proposes a coplanar XOR and the proposed multi-bit parity generators. Section 4 shows the analysis results for the proposed circuits. Finally, Section 5 concludes this paper.




Fig. 3 Existing gate-based XORs (a) in [27] (b) in [28] (c) in [29] (d) in [30] (e) in [31] (f) in [32] (g) in [33] (h) in [34] (i) in [35]

2 Related Work

Due to the critical role of an XOR in logic circuit design, it has attracted much attention in QCA. The existing gate-based XORs in [27–35] are classified as five categories as listed in Table 1. The third column gives the gate-based logic expression for each type of XORs. The fourth column shows the schematic for each XOR according to its corresponding gate-based logic expression. We utilize four items to evaluate their advantages and limitations in fifth and sixth columns respectively as follows:

- 1) Gate count: the total number of $M3$ s, $M5$ s, NNI s and inverters in a circuit. The complexity of a circuit increases with an increasing number of gates.




Fig. 4 Existing parity generators (a) in [30] (b) in [31] (c) in [32] (d) in [33] (e) in [34] (f) in [35]




Fig. 5 The proposed coplanar XOR (a) schematic (b) implementation in QCA

- 2) Clock delay: the number of clock cycles in a circuit. The processing speed increases for a QCA system with less clock delay.
- 3) Structure: either coplanar layout or multilayer layout with crossovers. The QCA cost increases for a QCA system with multilayer crossovers.
- 4) I/O accessibility: the accessibility to input and output pins. The cascade is readily to be achieved for circuits with I/O accessibility.

As listed in Table 1, a coplanar layout in Ref. [27] gets rid of unstable crossovers to realize the I/O accessibility, while it is costly due to the 5 logic gates and 1 clock cycle. The XORs designed by using this scheme in QCA have a high complexity and low processing speed. The XOR scheme in Refs. [28, 29] introduces a crossover and consists of 5 operational gates. The QCA cost dramatically increases, leading to an inefficient XOR implementation in QCA. In Ref. [30], a *M5* is employed to perform a coplanar XOR, which clearly demonstrates that the *M5* can effectively reduce the complexity of an XOR. This scheme also has 4 logic gates. Another deformation scheme in Refs. [31–34] was proposed to simplify the XOR by reducing one inverter. Further, a coplanar XOR using 4 *NNI* gates was achieved in Ref. [35], while it consumes 4 logic gates and 1 clock cycle. With above analyses, we can conclude that the XOR scheme in [31–34] should be the best one among them, by means of the aforementioned criteria.

Accordingly, various gate-based XORs were implemented in QCA by using aforementioned schemes, as shown in Fig. 3. The design in Ref. [27] utilizes four *M3* s to implement a

Table 2 Truth table of the proposed coplanar XOR

A	B	NNI(A,B,1)	M5(A,B,NNI(A,B,1),NNI(A,B,1),0)
0	0	1	0
0	1	1	1
1	0	1	1
1	1	0	0




Fig. 6 The proposed 4-bit parity generator using the proposed XOR (a) schematic (b) implementation in QCA

coplanar XOR. This gate consumes 1.5 clock cycles for completing computation. The designs in Refs. [28, 29] realize a coplanar XOR by employing coplanar crossovers with rotated cells or placing input cells inside a circuit, respectively. The implementation in Ref. [29] is difficult to cascade XORs for constructing complex systems. With a $M3$, $M5$ and two inverters, a coplanar XOR is realized in small area and clock delay. The schemes in Fig. 3e, f, g and h are based on one $M3$, $M5$ and inverter. The design in Ref. [31] has a clock-based coplanar crossover, occupies 1.25 clock cycles and large area. By embedding the inverter to either the $M3$ or $M5$, one can get efficient XORs in Refs. [32–34]. These implementations not only get small area and complexity, but also make the information processing speed fast. In addition, two designs in Refs. [33, 34] in QCA are almost the same except the positions of output cells. The last design in Ref. [35] consists of four NNI gates, whose delay is 1.0 clock cycle. The performance figures for these XORs will be quantified in **Section 4 Simulation results** to compare with the proposed XOR.

In digital communications, parity bits are utilized to detect errors in coded messages. The basic element of a parity generator is an XOR, thus multi-bit parity generators are usually

Table 3 Truth table of the proposed 4-bit parity generator

Input vectors				Output
$A1$	$B1$	$A2$	$B2$	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0




Fig. 7 The proposed 32-bit parity generator using the proposed XOR

illustrated to verify the performances of designed XORs. The generators can be implemented by hierarchically connecting XORs. Fig. 4 shows the 4-bit parity generators in Refs. [30–35]. Except the design using two XORs in Ref. [31], others are regularly composed of three XORs. The design in Ref. [31] also uses the clock-based crossovers to get full I/O accessibility to connect XORs; other schemes are implemented without crossovers due to the I/O accessibility of the utilized XORs. Moreover, we can see that the least clock delay for 4-bit parity generators is 1.25 clock cycles. Again, the performance figures for these generators will be shown in **Section 4 Simulation results**.

3 Proposed XOR and Parity Generators

3.1 XOR

As mentioned above, the main method for circuit design in QCA at present is connecting logic components to implement complex systems. A *NNI* and *M5* are used to design an efficient coplanar XOR as shown in Fig. 5a, where *A* and *B* are input ports; *F* is output. The logic function of a *NNI* is $NNI(A, B, C) = \bar{A}\bar{B} + \bar{A}C + \bar{B}C$, which implicitly realizes the NOT operation in ports *A* and *B*. By fixing the value of input *C* in binary 1, we have $NNI(A, B, 1) = \bar{A} + \bar{B}$, which is usually realized by a majority voter and an inverter. Thus, one *NNI* gate fulfils the NAND operation of inputs *A* and *B*. The logic expression for the proposed XOR is $F = M5(A, B, NNI(A, B, 1), NNI(A, B, 1), 0) = \bar{A}B + A\bar{B}$. The implementation for the




Fig. 8 XOR probability of failure versus device probability of failure

Table 4 Performance figures of *M3* and *NNI* gates

Gates	Cell count	Area (μm^2)	Delay (cycles)	Crossover	I/O accessibility
<i>M3</i>	5	0.0036	0.50	Not required	Yes
<i>NNI</i>	4	0.0036	0.50	Not required	Yes

proposed XOR in QCA is shown in Fig. 5b. In this circuit, each clock zone has at least two cells to keep all cells fully polarized. The proposed coplanar XOR has 27 cells, occupies $0.0196 \mu\text{m}^2$ and 0.75 clock cycles. Note that the area of a circuit in QCA technique is computed by using the area of a smallest rectangle the circuit occupied in this paper. The truth table of the XOR verifies its correctness as shown in Table 2. It is worth pointing out that input and output cells of the proposed XOR are not surrounded by other cells so that the I/O accessibility is realized and one can readily design complex systems by cascading the proposed XORs.

3.2 Parity Generators

As aforementioned, the multi-bit parity generators can be constructed by hierarchically connecting XORs. Fig. 6a demonstrates the design method for a 4-bit parity generator that consists of three XORs. Due to the full I/O accessibility of the proposed XOR, it is able to connect any number of XORs in this means. Fig. 6b shows the implementation in QCA for a 4-bit parity generator, which has only 84 cells, consumes 1.25 clock cycles and occupies $0.0840 \mu\text{m}^2$. Table 3 lists the truth table for the proposed generator, which indicates the input vectors and corresponding output signals. The generator generates 0 for even number of 1 s in inputs and produces 1 for odd number of 1 s. It is clear that the generator can complete its intended functions. To show the expansibility of the circuit design approach, we also design 8-bit, 16-bit and 32-bit parity generators. The 32-bit parity generator is realized by serially connecting 31 XORs, as shown in Fig. 7. As illustrated in these figures, the presented designs provide regular structures, full I/O accessibility, perfect expansibility, and efficient area and clock delay.

4 Simulation Results

4.1 Coplanar XORs

First, we consider the reliability of the proposed coplanar XOR scheme and its counterparts in Table 1, by using probabilistic transfer matrix that provides a method for computing the

Table 5 Upper bound of power dissipation for *M3* and *NNI* at 2.0 K

Gates	Avg. energy diss. (meV)			Avg. leakage energy diss. (meV)			Avg. switching energy diss. (meV)		
	0.5Ek	1.0Ek	1.5Ek	0.5Ek	1.0Ek	1.5Ek	0.5Ek	1.0Ek	1.5Ek
<i>M3</i>	3.64	4.49	5.60	0.64	2.02	3.58	3.00	2.47	2.02
<i>NNI</i>	0.20	0.35	0.51	0.10	0.28	0.45	0.10	0.08	0.06

Table 6 Bistable approximation simulation engine parameters

Parameter	Value
Cell size	18.0 nm × 18.0 nm
Dot diameter	5.0 nm
Cell-to-cell spacing	2.0 nm
Number of samples	12,800
Convergence tolerance	0.001
Radius of effect	41 nm
Relative permittivity	12.9
Clock high	9.8e-022 J
Clock low	3.8e-023 J
Clock shift	0.0e+000
Clock amplitude factor	2.0
Layer separation	11.5 nm
Maximum iterations per sample	100

reliability of a combinational circuit [39]. Fig. 8 shows the calculation results, where the device probability of failure means the probability of each component to be faulty; the XOR probability of failure denotes the possibility of generating error outputs. It is clear that the proposed XOR has smallest probability of failure so that the XOR has highest stability among these schemes. Specifically, the designs consisting of the *M3* gates in Refs. [27–29] get larger probability of failure than others as increasing the device probability of failure. The *NNI*-based XOR in Ref. [35] has almost the same stability as the schemes composed of the *M3* and *M5* in Refs. [30–34].

For validating our method to design XOR using *NNI* and *M5*, Tables 4 and 5 list the performance figures and power dissipation for *M3* and *NNI* gates, respectively. The dissipated power is simulated by using QCAPro [40], where average energy dissipation is the sum of average leakage energy dissipation and average switching energy dissipation. It is clear that although the physical features of them are similar, the dissipated power of the *NNI* gate is




Fig. 9 Simulation results for the proposed XOR

Table 7 Performance figures of XORs

XOR	Cell count	Area (μm^2)	Delay (cycles)	Crossover	I/O accessibility
[27]	62	0.0704	1.50	Not required	Yes
[28]	49	0.0616	1.00	Coplanar (cells)	Yes
[29]	55	0.0440	1.00	Coplanar (clock)	No
[30]	28	0.0216	0.75	Not required	Yes
[31]	67	0.0616	1.25	Coplanar (clock)	Yes
[32]	30	0.0216	0.75	Not required	Yes
[33]	32	0.0252	1.00	Not required	Yes
[34]	27	0.0224	0.75	Not required	Yes
[35]	38	0.0396	1.00	Not required	Yes
Proposed	27	0.0196	0.75	Not required	Yes

much less than that of the *M3* gate, at various tunneling energy and at 2 K operating temperature.

The bistable approximation simulation engine in QCADesigner 2.0.3 is used to verify the functions of the proposed circuits [12]. The simulation parameters are listed in Table 6. Due to the Coulomb interaction between two cells dramatically decays with the increasing distance between them, 41 nm for the radius of effect is usually sufficient for a simulation. Other parameters are set as default in the software. Fig. 9 is the simulation results for the proposed XOR. The first pair of input/output values is labelled, which directly verifies the correctness of this gate. In addition, we can see that the output signals of this gate are delayed by 0.75 clock cycles; each signal can achieve a stable waveform.

We then begin to qualify the proposed XOR in QCA and its counterparts. Table 7 lists their performance figures. The new XOR has the least cell count as the design in Ref. [34] and least clock delay as the designs in Refs. [30, 32, 34]. In addition, the occupied area of the proposed XOR is reduced by 9.26% compared with the state-of-the-art design in Ref. [30]. Moreover, the new XOR not only gets rid of complex crossovers but also has full I/O accessibility.

Table 8 gives the upper bound of dissipated energy for these XORs. Although the designs in Refs. [30, 34] slightly outperform the proposed XOR at low tunneling energy in terms of average energy dissipation, the performance of our circuit will surpass them with the increasing tunneling energy. Moreover, the new XOR is superior to others in respect to power dissipation. Figure 10 shows the power dissipation map for the proposed XOR gate at 0.5Ek

Table 8 Upper bound of power dissipation for XORs at 2.0 K

XOR	Avg. energy diss. (meV)			Avg. leakage energy diss. (meV)			Avg. switching energy diss. (meV)		
	0.5Ek	1.0Ek	1.5Ek	0.5Ek	1.0Ek	1.5Ek	0.5Ek	1.0Ek	1.5Ek
[27]	100.15	127.21	161.69	18.61	57.56	161.69	81.54	69.65	58.64
[28]	100.95	137.29	179.87	30.16	78.00	130.29	70.78	59.29	49.58
[29]	101.68	124.20	153.06	16.09	49.28	88.75	85.59	74.92	64.31
[30]	36.43	50.47	66.73	11.03	28.79	48.32	25.40	21.68	18.40
[31]	126.00	152.33	187.05	20.04	60.71	108.72	105.96	91.62	78.33
[32]	37.59	52.45	70.14	11.86	32.37	54.27	25.72	20.08	15.87
[33]	47.60	62.67	80.55	11.95	32.34	55.04	35.66	30.33	25.51
[34]	34.36	47.85	65.58	10.51	28.41	47.73	23.86	19.44	17.86
[35]	49.57	68.45	90.98	14.96	40.47	68.25	34.61	27.98	22.73
Proposed	37.50	49.89	65.01	9.58	27.00	46.32	27.92	22.89	18.69




Fig. 10 Power dissipation map for the proposed XOR gate at 0.5Ek tunneling energy level and 2.0 K temperature

tunneling energy level and 2.0 K temperature, which shows the cell that dissipates more energy than others because the darker the cell is, the more energy it dissipates.

Further, the complexity of a system is expressed as

$$Complexity = M + I + C \tag{1}$$

where M, I and C are the number of $M3$ s, inverters, crossovers [41]. It is used to calculate the number of operational gates in a system. In this paper, we extend this equation by taking account of the NNI and $M5$ gates because they also realize simple logical operations like a $M3$. This metric does not account for the information processing speed of a system, so that QCA cost was introduced by including clock delay. The QCA cost function is also employed to evaluate these circuits, which is represented as

$$Cost = (M^x + I + C^y) \times L^z \tag{2}$$

where M, I, C and L are the number of $M3$ s, inverters, crossovers, and clock delay of a circuit; $x, y,$ and z are the exponential weightings for these parameters, respectively [41]. In this paper, we assume $x=y=z=1$, thus QCA cost is equal to the product of complexity and clock delay. Figures 11 and 12 illustrate the complexity and QCA cost for the proposed XOR and aforementioned existing XORs, respectively. It is clear that the proposed one has the least complexity and cost among all circuits. For example, the complexity and QCA cost of




Fig. 11 Complexity for XORs




Fig. 12 QCA Cost = $(M + I + C) \times L$ for XORs

proposed XOR is reduced by 33.33% and 33.33% compared with the best one in Ref. [34], respectively. With above analyses, one can briefly conclude that the proposed XOR is more efficient than previous designs with respect to cell count, area, clock delay, power dissipation, complexity and QCA cost.

4.2 Parity Generators

Figure 13 provides the simulation results for the proposed 4-bit parity generator. Again, the generator generates 0 for even number of 1 s and produces 1 for odd number of 1 s. These results authenticate the validity of this circuit. The first pair of input and output signals is marked by dotted lines. This result also shows that the proposed 4-bit parity generator consumes 1.25 clock cycles to complete signal transmission. Additionally, each output signal can achieve a stable waveform in this figure.

Table 9 lists the comparisons for the proposed multi-bit parity generators and their counterparts. Although the number of cells of designs in Ref. [34] is slightly less than that of our circuits for 16-bit and 32-bit generators, the proposed generators are superior to others with respect to cell count. Most importantly, the new parity




Fig. 13 Simulation results for the proposed 4-bit parity generator

Table 9 Performance figures of parity generators

Parity generator	Bit	Cell count	Area (μm^2)	Delay (cycles)	Crossover	I/O accessibility
[30]	4	87	0.1000	1.75	None	Yes
	8	213	0.3000	2.75	None	Yes
	16	480	0.8100	3.75	None	Yes
	32	1044	2.0800	4.75	None	Yes
[31]	4	188	0.2000	2.25	3 (clock)	Yes
	8	369	0.4900	2.25	7 (clock)	Yes
	16	847	1.4600	3.25	15 (clock)	Yes
[32]	32	1862	3.5800	4.25	31 (clock)	Yes
	4	97	0.1000	1.75	None	Yes
	8	235	0.3000	2.75	None	Yes
[33]	16	523	0.7600	3.75	None	Yes
	32	1126	1.8200	4.75	None	Yes
	4	98	0.1100	2.00	None	Yes
[34]	8	241	0.3700	3.00	None	Yes
	16	537	1.0400	4.00	None	Yes
	32	1167	2.6700	5.00	None	Yes
[35]	4	85	0.0960	1.25	None	Yes
	8	210	0.2976	1.75	None	Yes
	16	465	0.7812	2.25	None	Yes
Proposed	32	987	1.9304	2.75	None	Yes
	4	111	0.1400	2.00	None	Yes
	8	269	0.4300	3.00	None	Yes
Proposed	16	605	1.1692	4.00	None	Yes
	32	1317	2.9256	5.00	None	Yes
	4	85	0.0840	1.25	None	Yes
Proposed	8	207	0.2108	1.75	None	Yes
	16	467	0.5040	2.25	None	Yes
	32	1019	1.1684	2.75	None	Yes

generators save large occupied area compared with all counterparts. For example, the areas of the proposed 4-bit and 32-bit generators is reduced by 12.50% and 39.47% compared with the state-of-the-art designs in Ref. [34]. Moreover, the proposed circuits hold a minimum clock delay. In addition, the designs in Ref. [31] employ the clock-based crossovers to realize coplanar structures, while other circuits exclude

Table 10 Upper bound of power dissipation for 4-bit parity generators at 2.0 K

Parity generator	Avg. energy diss. (meV)			Avg. leakage energy diss. (meV)			Avg. switching energy diss. (meV)		
	0.5Ek	1.0Ek	1.5Ek	0.5Ek	1.0Ek	1.5Ek	0.5Ek	1.0Ek	1.5Ek
[30]	115.87	160.16	212.01	33.96	90.54	153.20	81.90	69.62	58.81
[31]	348.44	420.56	513.82	53.23	161.10	289.39	295.21	259.46	224.43
[32]	121.33	171.77	231.08	39.42	106.89	179.20	81.90	64.88	51.88
[33]	136.16	184.38	240.81	37.76	100.91	170.70	98.40	83.47	70.11
[34]	125.77	168.34	218.77	32.74	90.27	153.76	93.03	78.07	65.01
[35]	135.86	195.10	264.07	45.36	121.46	203.89	90.50	73.64	60.18
Proposed	120.29	160.33	209.12	31.01	85.51	146.64	89.27	74.81	62.48




Fig. 14 Power dissipation map for the proposed 4-bit parity generator at 0.5Ek tunneling energy level and 2.0 K temperature

the crossovers. Again, the new coplanar parity generators have full I/O accessibility because of the I/O accessibility of the proposed XOR.

Table 10 shows the power dissipation for the 4-bit parity generators at different tunneling energy, at 2.0 K temperature. We can see that the parity generator in Ref. [30] has a slightly smaller power consumption than our proposed scheme at 0.5Ek for average energy dissipation. With the increasing tunneling energy, the proposed circuit will be superior to the design. For example, the average energy dissipation of the proposed 4-bit generator is reduced by 1.36% at 1.5Ek compared with the scheme in Ref. [30]. Further, the proposed design outperforms others in terms of the average energy dissipation at various tunneling energy. Figure 14 shows the power dissipation map for the proposed 4-bit parity generator at 0.5Ek tunneling energy level and 2.0 K temperature.

Figures 15 and 16 display the complexity and QCA cost for the proposed and existing multi-bit parity generators in Refs. [30–35], respectively. It is clear that the proposed parity generators rank first among them regarding the complexity and cost. Specifically, as for the 32-bit generators, the complexity of the proposed generators is reduced by 71.05%, 37.32%, 61.40%, 63.33%, 33.33%, and 72.50%; the cost of the




Fig. 15 Complexity for parity generators




Fig. 16 QCA Cost = $(M + I + C) \times L$ for parity generators

generators is reduced by 50.00%, 3.13%, 33.33%, 33.33%, 33.33%, and 50.00% compared with these counterparts, respectively.

5 Conclusion

To solve the deficiencies of conventional integrated circuits, quantum-dot cellular automata (QCA) provide a prospective design paradigm. The XOR occupies an important position in digital logic circuits and communications. To get an efficient XOR gate, this paper proposes a coplanar scheme using a NAND-NOR-Inverter (*NNI*) and five-input majority voter (*M5*) for the first time. Reliability analysis by using probabilistic transfer matrix reveals that the proposed XOR scheme has higher stability than previous ones. The proposed XOR is also implemented in QCA regime, whose correctness is verified by using simulation results on QCA Designer. Its performance figures show that the proposed XOR utilizes less overhead in terms of area and QCA cost than the state-of-the-art design. Most importantly, the proposed XOR excludes the complex crossovers and keeps full accessibility to its input and output pins, so that it has a scalable structure. To demonstrate its scalability, multi-bit parity generators including 4-bit, 8-bit, 16-bit and 32-bit generators are also designed by hierarchically connecting the XORs. The analysis results account for their improvements with respect to occupied area and cost.

Acknowledgements This work is supported by the Fundamental Research Funds for the Central Universities of China (No. JZ2019HGTB0092).

References

1. Khouri, K.S., Jha, N.K.: Leakage power analysis and reduction during behavioral synthesis. *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **10**(6), 876–885 (2002). <https://doi.org/10.1109/TVLSI.2002.808436>
2. Adan, A.O., Higashi, K., Fukushima, Y.: Analytical threshold voltage model for ultrathin SOI MOSFETs including short-channel and floating-body effects. *IEEE Trans. Electron Devices.* **46**(4), 729–737 (1999). <https://doi.org/10.1109/16.753707>
3. Awano, Y., Sato, S., Nihei, M., Sakai, T., Ohno, Y., Mizutani, T.: Carbon nanotubes for VLSI: interconnect and transistor applications. *Proc. IEEE.* **98**(12), 2015–2031 (2010). <https://doi.org/10.1109/JPROC.2010.2068030>

4. Anu, Sharma, A., Khan, M.S., Srivastava, A., Husain, M., Khan, M.S.: High-performance single-electron transistor based on metal–organic complex of thiophene: first principle study. *IEEE Trans. Electron Devices*. **64**(11), 4628–4635 (2017). <https://doi.org/10.1109/TED.2017.2756160>
5. Lent, C.S., Tougaw, P.D.: A device architecture for computing with quantum dots. *Proc. IEEE*. **85**(4), 541–557 (1997). <https://doi.org/10.1109/5.573740>
6. Tougaw, P.D., Lent, C.S.: Logical devices implemented using quantum cellular automata. *J. Appl. Phys.* **75**(3), 1818–1825 (1994). <https://doi.org/10.1063/1.356375>
7. Riente, F., Turvani, G., Vacca, M., Roch, M.R., Zamboni, M., Graziano, M.: ToPoliNano: a CAD tool for Nano magnetic logic. *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **36**(7), 1061–1074 (2017). <https://doi.org/10.1109/TCAD.2017.2650983>
8. Pulimeno, A., Graziano, M., Sanginario, A., Cauda, V., Demarchi, D., Piccinini, G.: Bis-Ferrocene molecular QCA wire: Ab initio simulations of fabrication driven fault tolerance. *IEEE Trans. Nanotechnol.* **12**(4), 498–507 (2013). <https://doi.org/10.1109/Tnano.2013.2261824>
9. Livadaru, L., Xue, P., Shaterzadeh-Yazdi, Z., DiLabio, G.A., Mutus, J., Pitters, J.L., Sanders, B.C., Wolkow, R.A.: Dangling-bond charge qubit on a silicon surface. *New J. Phys.* **12**, 1–15 (2010). <https://doi.org/10.1088/1367-2630/aa8b88>
10. Pitters, J.L., Livadaru, L., Haider, M.B., Wolkow, R.A.: Tunnel coupled dangling bond structures on hydrogen terminated silicon surfaces. *J. Chem. Phys.* **134**(6), 1–6 (2011). <https://doi.org/10.1063/1.3514896>
11. Kawai, H., Ample, F., Wang, Q., Yeo, Y.K., Saeys, M., Joachim, C.: Dangling-bond logic gates on a Si(100)-(2 x 1)-H surface. *J. Phys.-Condes. Matter.* **24**(9), 1–13 (2012). <https://doi.org/10.1088/0953-8984/24/9/095011>
12. Walus, K., Dysart, T.J., Jullien, G.A., Budiman, R.A.: QCADesigner: a rapid design and simulation tool for quantum-dot cellular automata. *IEEE Trans. Nanotechnol.* **3**(1), 26–31 (2004). <https://doi.org/10.1109/TNANO.2003.820815>
13. Navi, K., Farazkish, R., Sayedsalehi, S., Rahimi Azghadi, M.: A new quantum-dot cellular automata full-adder. *Microelectron. J.* **41**(12), 820–826 (2010). <https://doi.org/10.1016/j.mejo.2010.07.003>
14. Chabi, A.M., Roohi, A., Khademhosseini, H., Sheikhaal, S., Angizi, S., Navi, K., DeMara, R.F.: Towards ultra-efficient QCA reversible circuits. *Microprocess. Microsyst.* **49**, 127–138 (2017). <https://doi.org/10.1016/j.micpro.2016.09.015>
15. Farazkish, R., Azghadi, M.R., Navi, K., Haghparast, M.: New method for decreasing the number of quantum dot cells in QCA circuits. *World Appl. Sci. J.* **4**(6), 793–802 (2008)
16. Berarzadeh, M., Mohammadyan, S., Navi, K., Bagherzadeh, N.: A novel low power exclusive-OR via cell level-based design function in quantum cellular automata. *J. Comput. Electron.* **16**(3), 875–882 (2017). <https://doi.org/10.1007/s10825-017-0986-7>
17. Momenzadeh, M., Huang, J., Tahoori, M.B., Lombardi, F.: Characterization, test, and logic synthesis of and-or-inverter (AOI) gate design for QCA implementation. *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **24**(12), 1881–1892 (2005). <https://doi.org/10.1109/TCAD.2005.852667>
18. Zhang, R., Walus, K., Wang, W., Jullien, G.A.: A method of majority logic reduction for quantum cellular automata. *IEEE Trans. Nanotechnol.* **3**(4), 443–450 (2004). <https://doi.org/10.1109/TNANO.2004.834177>
19. Zhang, R., Gupta, P., Jha, N.K.: Majority and minority network synthesis with application to QCA-, SET-, and TPL-based nanotechnologies. *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **26**(7), 1233–1245 (2007). <https://doi.org/10.1109/TCAD.2006.888267>
20. Kong, K., Shang, Y., Lu, R.: An optimized majority logic synthesis methodology for quantum-dot cellular automata. *IEEE Trans. Nanotechnol.* **9**(2), 170–183 (2010). <https://doi.org/10.1109/TNANO.2009.2028609>
21. Wang, P., Niamat, M.Y., Vemuru, S.R., Alam, M., Killian, T.: Synthesis of majority/minority logic networks. *IEEE Trans. Nanotechnol.* **14**(3), 473–483 (2015). <https://doi.org/10.1109/TNANO.2015.2408330>
22. Soeken, M., Amaru, L.G., Gaillardon, P.E., De Micheli, G.: Exact synthesis of majority-inverter graphs and its applications. *IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.* **36**(11), 1842–1855 (2017). <https://doi.org/10.1109/tcad.2017.2664059>
23. Abedi, D., Jaberipur, G.: Decimal full adders specially designed for quantum-dot cellular automata. *IEEE Trans. Circuits Syst. II Express Briefs.* **65**(1), 106–110 (2018). <https://doi.org/10.1109/TCSII.2017.2703942>
24. Perri, S., Corsonello, P., Cocorullo, G.: Area-delay efficient binary adders in QCA. *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **22**(5), 1174–1179 (2014). <https://doi.org/10.1109/TVLSI.2013.2261831>
25. Kianpour, M., Sabbaghi-Nadooshan, R.: A novel quantum-dot cellular automata X-bit × 32-bit SRAM. *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **24**(3), 827–836 (2016). <https://doi.org/10.1109/TVLSI.2015.2418278>
26. Taskin, B., Hong, B.: Improving line-based QCA memory cell design through dual phase clocking. *IEEE Trans. Very Large Scale Integr. VLSI Syst.* **16**(12), 1648–1656 (2008). <https://doi.org/10.1109/TVLSI.2008.2003171>

27. Mustafa, M., Beigh, M.R.: Design and implementation of quantum cellular automata based novel parity generator and checker circuits with minimum complexity and cell count. *Indian J. Pure Appl. Phys.* **51**(1), 60–66 (2013). <https://doi.org/10.1140/epjh/e2012-30008-3>
28. Kianpour, M., Sabbaghi-Nadooshan, R., Navi, K.: A novel design of 8-bit adder/subtractor by quantum-dot cellular automata. *J. Comput. Syst. Sci.* **80**(7), 1404–1414 (2014). <https://doi.org/10.1016/j.jcss.2014.04.012>
29. Khosroshahy, M.B., Moaiyeri, M.H., Angizi, S., Bagherzadeh, N., Navi, K.: Quantum-dot cellular automata circuits with reduced external fixed inputs. *Microprocess. Microsyst.* **50**, 154–163 (2017). <https://doi.org/10.1016/j.micpro.2017.03.009>
30. Singh, G., Sarin, R.K., Raj, B.: A novel robust exclusive-OR function implementation in QCA nanotechnology with energy dissipation analysis. *J. Comput. Electron.* **15**(2), 455–465 (2016). <https://doi.org/10.1007/s10825-016-0804-7>
31. Angizi, S., Alkaldy, E., Bagherzadeh, N., Navi, K.: Novel robust single layer wire crossing approach for exclusive OR sum of products logic design with quantum-dot cellular automata. *J. Low Power Electron.* **10**(2), 259–271 (2014). <https://doi.org/10.1166/jolpe.2014.1320>
32. Sasamal, T.N., Ghanekar, U., Singh, A.K.: Design and analysis of ultra-low power QCA parity generator circuit. In: Garg, A., Bhoi, A., Sanjeevikumar, P., Kamani, K. (eds.) *Lecture Notes in Electrical Engineering*, vol. 436, pp. 347–354. Springer, Singapore (2018)
33. Sheikhaal, S., Angizi, S., Sarmadi, S., Moaiyeri, M.H., Sayedsalehi, S.: Designing efficient QCA logical circuits with power dissipation analysis. *Microelectron. J.* **46**(6), 462–471 (2015). <https://doi.org/10.1016/j.mejo.2015.03.016>
34. Mohammadi, H., Navi, K.: Energy-efficient single-layer QCA logical circuits based on a novel XOR gate. *J. Circuits Syst. Comput.* (2018). <https://doi.org/10.1142/S021812661850216X>
35. Poorhosseini, M., Hejazi, A.R.: A fault-tolerant and efficient XOR structure for modular design of complex QCA circuits. *J. Circuits Syst. Comput.* **27**(7), 1–24 (2017). <https://doi.org/10.1142/S0218126618501153>
36. Chaudhary, A., Chen, D.Z., Hu, X.S., Whitton, K., Niemier, M., Ravichandran, R.: Eliminating wire crossings for molecular quantum-dot cellular automata implementation. In: *ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005, San Jose, 6–10 Nov. 2005*, pp. 565–571. IEEE
37. Chung, W.J., Smith, B., Lim, S.K.: QCA physical design with crossing minimization. In: *5th IEEE conference on nanotechnology, 2005, Nagoya, 15–15 July 2005*, pp. 108–111. IEEE
38. Smith, B.S., Lim, S.K.: QCA channel routing with wire crossing minimization. In: *2005 ACM Great Lakes symposium on VLSI, GLSVLSI'05, Chicago, IL, United states, April 17–19, 2005 2005. Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI*, pp. 217–220. Association for Computing Machinery
39. Krishnaswamy, S., Viamontes, G.F., Markov, I.L., Hayes, J.P.: Probabilistic transfer matrices in symbolic reliability analysis of logic circuits. *ACM Trans. Des. Autom. Electron. Syst.* **13**(1), 1–8 (2008). <https://doi.org/10.1145/1297666.1297674>
40. Srivastava, S., Sarkar, S., Bhanja, S.: Estimation of upper bound of power dissipation in QCA circuits. *IEEE Trans. Nanotechnol.* **8**(1), 116–127 (2009). <https://doi.org/10.1109/TNANO.2008.2005408>
41. Liu, W., Lu, L., Oneill, M., Swartzlander, E.E.: A first step toward cost functions for quantum-dot cellular automata designs. *IEEE Trans. Nanotechnol.* **13**(3), 476–487 (2014). <https://doi.org/10.1109/TNANO.2014.2306754>