

A robust multi‑bit soft‑error immune SRAM cell for low‑power applications

Erfan Abbasian1 · Sobhan Sofmowloodi2

Received: 24 January 2022 / Revised: 12 August 2022 / Accepted: 12 January 2023 / Published online: 21 January 2023 © The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2023

Abstract

Portable applications and battery-operated devices require highly reliable, stable, and low-power nanometer-sized embedded cache static random access memory (SRAM) cells. The conventional 6-transistor (6 T) SRAM cell and its variants sufer from malfunctioning during the read/write operations, and instability, and are vulnerable to the multi-bit soft-error rate at scaled technology node and low supply voltage (V_{DD}) . In this regard, this paper proposes an 12 T SRAM cell with reliable functioning and reduced multi-bit soft-errors appropriate for low-power portable applications. This cell performs single-end bitline decoupled read operation and write data-dependent feedback-cutting-aware diferential write operation to improve the read static noise margin (RSNM) and write static noise margin (WSNM), respectively. The presence of stack transistors in the cell core and read path, and also high virtual ground (V_{GND}) minimize the leakage power dissipation. The proposed cell is compared with other state-of-the-art SRAM cells at $V_{DD} = 0.7$ V and under harsh process, voltage, and temperature (PVT) variations. It ofers at least 1.18X higher RSNM, 1.27X higher WSNM, and 2.02X lower leakage power dissipation. It also shows the second-best read power and incurs a penalty in write power. This cell shows at least 1.17X, 1.32X, and 1.04X smaller spread in read delay, RSNM, and WSNM, respectively, when subjected to PVT variations. In addition, the proposed cell eliminates the write half-select disturbance by employing a separate gate to drive the access transistors and thus column-interleaving structure and error correction coding can be applied to reduce multiple-bit upset and increase softerror immunity. The soft-error in the proposed cell is reduced by at least 1.37X in critical charge. Generally, the proposed cell ofers the best overall performance among all the compared cells by showing the highest proposed fgure of merit.

Keywords SRAM · Soft-error · Reliability · Low-power · Bit-interleaving

1 Introduction

The use of static random access memories (SRAMs) is continuously increasing in system-on-chips (SoCs) designs to improve the logic performance [\[1](#page-15-0)]. The demand for portable applications such as mobile phones, laptops, and medical equipment, and battery-operated devices like internet-ofthings (IoTs) and wireless sensor networks (WSNs) require low-power consumption in the SoCs [[2\]](#page-15-1). Hence, the design of low-power SRAMs is the priority. Downscaling the supply voltage (V_{DD}) is the most efficient way to curtail of total

 \boxtimes Erfan Abbasian erfan.cmu@gmail.com power consumption of an SRAM cell, in consequence of lengthening battery life. This is because both the dynamic power and leakage power consumptions reduce quadratically and linearly with V_{DD} reduction, respectively [[3\]](#page-15-2). Although an SRAM cell can dissipate lower power in the near-/subthreshold region (where the V_{DD} is slightly higher/lower than the threshold voltage (V_{th}) of the transistor), it must face the increasing manufacturing process, voltage, and temperature (PVT) variations, reduced cell stability, degraded voltage margin, and prevailing leakage current in this region [[4,](#page-15-3) [5\]](#page-15-4). In the advanced technology nodes coupled with V_{DD} reduction, the random dopant fuctuations (RDF) increase the V_{th} variations and lead to on-chip SRAM malfunctioning during the read and write operations because there is an exponentional relationship between SRAM static noise margin (SNM) and V_{th} in the sub- V_{th} region [\[2](#page-15-1), [5](#page-15-4)]. Furthremore, in the scaled technology nodes, SRAM cells become susceptible to soft-errors. Soft-errors can be in the forms

¹ Department of Electrical and Computer Engineering, Babol Noshirvani University of Technology, Babol, Iran

² Department of Electrical Engineering, Amirkabir University of Technology, Tehran, Iran

of single-cell upsets (SCUs), in which a single bit of data is afected, and multi-cell upsets (MCUs), where multiple bits of data are afected [\[1](#page-15-0)]. Single-errors (SERs) are often considered when designing for space applications and other high-radiation environments [[6\]](#page-15-5). This is because the minimum charge deposited in a sensitive node of an SRAM cell that results in a data flip, which called critical charge (Q_{crit}) , while operating within a highly space radiation like highenergy α radiation, reduces with scaling down of the process technology along with V_{DD} scaling [[7\]](#page-15-6).

For conventional 6-transistor SRAM cell (hereafter-called C6T), read SNM (RSNM) and write SNM (WSNM) are two main conficting design metrics [\[8\]](#page-15-7). The C6T cell shows poor read stability at low V_{DD} , hence data stored in the cell may fip during the read operation, resulting in read upset [[9\]](#page-15-8). In the further low V_{DD} , write failure in the C6T cell also may occur because this cell cannot maintain the devices strength ratios in such a V_{DD} [[10\]](#page-15-9). The C6T cell suffers from the read-disturbance and half-select disturb issues [[11\]](#page-15-10). In addition, it shows larger variability in the nanoscale technologies due to severe PVT variations $[12]$ $[12]$. Since V_{th} fluctuation is increased by PVT variations in the ultrashort-channel, the C6T cell and its variants cannot be operated in further low *V_{DD}* without parametric and functional failures, causing yield loss [\[13](#page-15-12)]. There is, thus, the need for developing circuit-level techniques to overcome these issues. The most common approaches available in the literature are: readdecoupling technique, feedback-cutting technique [[14](#page-15-13)[–20](#page-15-14)], power-gating technique $[2, 21-23]$ $[2, 21-23]$ $[2, 21-23]$, floating the cell V_{SS} $[24, 23]$ $[24, 23]$ $[24, 23]$ [25](#page-15-18)], single-ended operations [[22,](#page-15-19) [26–](#page-15-20)[28](#page-15-21)], Schmitt-trigger (ST)-based SRAM design [\[3,](#page-15-2) [15,](#page-15-22) [17–](#page-15-23)[19,](#page-15-24) [22](#page-15-19), [28](#page-15-21)[–30](#page-15-25)], stacking of transistors [\[31\]](#page-15-26), bit-interleaving [[14](#page-15-13), [16,](#page-15-27) [19](#page-15-24), [20](#page-15-14), [29,](#page-15-28) [32](#page-15-29)], negative bitline [[26](#page-15-20), [33](#page-15-30)], wordline boosting [\[33–](#page-15-30)[35](#page-16-0)]. The well-known technique for RSNM improvement is the read-decoupling, in which the bitlines is fully decoupled from the internal storage nodes of the cell during the read operation. This technique enhances the RSNM as high as hold SNM (HSNM) at a cost of extra transistors or bitline leakage in the reading path.

2 Related works: design and challenge

To overcome the aforementioned issues and challenges, several confgurations of SRAM cells have been proposed in the literature. The ST-based SRAM cells proposed in [\[3](#page-15-2), [30\]](#page-15-25) improve both the RSNM and WSNM simultaneously but suffer from the read-disturbance issue and high leakage current. The 7 T and transmission gate (TG)-based 9 T cells proposed in [[36,](#page-16-1) [37\]](#page-16-2), respectively, employ an additional NMOS access transistor inside their cross-coupled inverters pair to eliminate the writing '1' issue in the single-ended SRAM cells. This NMOS device cuts one of the feedback paths of the cross-coupled inverters off during the write operation and leads to an improvement in the WSNM. However, these SRAM cells exhibit high leakage power because the leakage current at their half-cell is much higher than its counterpart in the C6T SRAM cell. Furthermore, these SRAM cells suffer from poor RSNM due to the lack of the read-decoupling method. The 9 T SRAM cell proposed in [[38\]](#page-16-3) utilizes fully diferential read-disturb free operation; hence, the RSNM improves. However, this SRAM cell incurs a penalty in the read delay and dynamic power due to doubling the number of access transistors connected to the same bitlines. In order to exploit the column-interleaving structure, 9 T [[26,](#page-15-20) [33](#page-15-30), [39\]](#page-16-4) and 10 T [[40–](#page-16-5)[42](#page-16-6)] SRAM cells have been proposed. These cells use separate path for reading the data stored in the cell, which enhances the cell RSNM. However, the WSNM degrades due to the presence of two seriesconnected NMOS access transistors in their writing path. Two bit-interleaving SRAM cells were proposed in [[43,](#page-16-7) [44\]](#page-16-8) to enhance both RSNM and WSNM by utilizing isolated read path and data-dependent feedback cutting write-assist scheme, respectively. However, these cells incur a penalty in the write delay and dynamic write power. This is due to ofering reduced voltage swing in the gate of write-access transistors and diferential writing structure, respectively. Furthermore, the cell in [[43](#page-16-7)] achieves a low read current due to the presence of three series-connected NMOS access transistors in its reading path. The 12 T SRAM cell proposed in [\[45](#page-16-9)] consists of an additional pair of transmission gates (TGs) in its access path to refresh the stored data. However, as the gate of the PMOS of the TGs are connected to the storage nodes of the core cell, one of the PMOS is always at *ON*-state and as a result, it consumes signifcantly higher leakage power.

Hence, it can be stated that the research is still in progress for developing the circuit-level techniques for SRAM cell design to prevent the leakage and to improve the RSNM and WSNM at scaled *V_{DD}*. Furthermore, simple cross coupled inverter pair topology, as of the C6T SRAM cell, exhibits less immunity to the process variations at lower V_{DD} .

To address and resolve the above-mentioned problems and challenges, we propose a bit-interleaved 12 T SRAM cell that utilizes the write data-dependent feedback-cutting write-assist and read decoupling techniques. The proposed 12 T SRAM cell, that we hereafter call WFC12T SRAM cell, uses an inverter-based AND gate, offering full voltage swing in its output compared to an NMOS device used in SRAM cells designed in [[8,](#page-15-7) [43](#page-16-7), [44](#page-16-8)], to control writeaccess transistors and eliminate write half-select issues, reducing write failure probability under harsh PVT variations. It also leads to an improvement in WSNM and write delay. The diferential writing structure along with write data-dependent feedback-cutting write-assist technique used in the proposed WFC12T SRAM cell improves the

WSNM and write delay. A TG placed inside the cell core of the SRAM proposed in [\[46](#page-16-10)] to improve the WSNM, increases write delay due to the formation of two cascaded inverters. Our proposed design lacks the series-connected access transistors in its writing path and uses single-end bitline reading operation, which results in better improvements in the WSNM, write delay, and dynamic read power consumption, compared to 12 T SRAM cells presented in [[1,](#page-15-0) [47\]](#page-16-11). To summarize, the main characteristics of the proposed WFC12T SRAM cell are as follows.

- 1) Ofering better voltage transfer characteristics (VTCs) of the left/right half-cell by NMOS stacked structure.
- 2) Improving the RSNM by the isolated read access path and sharp VTC.
- 3) Enhancing the cell's WSNM using feedback cuttingaware diferential write operation.
- 4) Low leakage power due to the high V_{GND} in its read access bufer and the presence of stacked transistors in its read buffer and inside the cell core.
- 5) Low dynamic read power and moderate dynamic write power consumption.
- 6) More reliability when subjected to grave PVT variations.
- 7) Supporting bit-interleaving architecture.
- 8) Reducing multi-bit soft-errors by offering high Q_{crit} , which indicates its suitability for space applications.

The rest of the paper is organized as follows. Section 3 introduces the proposed WFC12T cell and describes its diferent operations. The simulation results and the discussions are expressed in Sect. 4. Finally, Sect. 5 concludes this paper.

Figure [1](#page-2-0) shows the schematic of the WFC12T cell along with its timing diagram. In this cell, column select line (*CSL*), write bitline (*WBL*), complementary write bitline (*WBLB*), and read bitline (*RBL*) are column-based, while write wordline (*WWL*), read wordline (*RWL*), and virtual ground (V_{GND}) are row-based. The access transistors, M7/ M8, are activated by local write wordline (*LWWL*), which is the output of INV-based AND gate, formed by MP1/MN1. The M9/M10 are gated by *Q*/*RWL* and form read access bufer to isolate storage nodes *Q*/*QB* from *RBL* during the read operation. Two additional NMOS transistors, M2/M5, which are driven by *WBLB*/*WBL*, are placed in series with pull-up (M3/M6) and pull-down (M1/M4) transistors inside the cell core. Subsections 2.1 to 2.3 describe diferent operations of the WFC12T cell.

3.1 Hold operation

During hold operation or standby mode, the *WWL* and *CSL* are kept at V_{DD} and GND, respectively, to set *LWWL* at GND for turning off the access transistors, M7/M8. The *RWL* is kept at GND to inactive the M9 transistor. In order to place M2/M5 in the on condition and retain data stored in the cell, the *WBL*, *WBLB*, and V_{GND} have remained at V_{DD} . The *RBL* is left foating.

3.2 Read operation

Before read access, the *RBL* is precharged to V_{DD} . The *WBL* and *WBLB* are kept at V_{DD} to turn on the M2/M5. The *CSL* and *WWL* are set at GND and *V_{DD}*, respectively, to produce

Fig. 1 Schematic of the WFC12T SRAM cell along with its timing diagram

output, *LWWL*, at a low level. Since the *LWWL* is at GND, the access transistors, M7/M8, are off. The *RWL* is set to V_{DD} and hence $M9$ is turned on, while V_{GND} is kept at GND to provide a large read current for discharging the *RBL* voltage. Depending on what data storage node *QB* stores, either the *RBL* is discharged to the ground through the path comprising M9/M10/ V_{GND} or remains at its precharged high value (see Fig. $2(a)$).

3.3 Write operation

Write operation begins with the *WWL* and *CSL* being set to GND and V_{DD} , respectively, in order to set *LWWL* at V_{DD} . Hence, the access transistors, M7/M8, are turned on. The *RBL* and V_{GND} are maintained at V_{DD} and GND, respectively, while the *RWL* is set to GND. Depending on the data to be written to Q/QB , the *WBL/WBLB* is set at V_{DD}/GND or GND/V_{DD} . For instance, consider the case in which the logical value of '0' is to be written to '0' storing node *Q*. In this case, *WBL/WBLB* is kept at GND/V_{DD} and hence M2/M5 is turned on/off. Since M5 is off, there will be no path from *QB* to the ground. Therefore, *WBLB* successfully charges up the *QB* to '1' through M8. Then, the '1' stored at *QB* completely turns off M3 and thus helps to discharge the node *Q* to ground through paths comprising M2/M1 and M7 to successfully write '0' into Q (see Fig. [2](#page-3-0)(b)). The writing '1' at *Q* operation is performed using a similar procedure.

4 Simulation results and discussion

This section presents the simulation results and the discussion for the proposed cell and the selected cells for comparison based on Sect. 3.1. The circuit diagram of SRAM cells selected in this study is shown in Fig. [3](#page-4-0). It includes the fully diferential 8 T (FD8T) [\[48\]](#page-16-12), single-ended TG-based 9 T (TG9T) [\[46](#page-16-10)], single-ended disturb-free 9 T (SEDF9T) [\[26](#page-15-20)], diferential self-refreshing logic-based 12 T (WWL12T) [[45\]](#page-16-9), and 12 T (Kim12T) cell [[49\]](#page-16-13). Table [1](#page-4-1) compares these cells with the proposed WFC12T cell based on the cell features.

4.1 Simulation setup and transistor sizing

We utilized HSPICE using the 16-nm CMOS predictive technology model (PTM) [[50](#page-16-14)] for the analysis of the main design metrics of the proposed WFC12T cell. The proposed cell is compared with the FD8T [[48\]](#page-16-12), TG9T [[46\]](#page-16-10), SEDF9T $[26]$ $[26]$ $[26]$, WWL12T $[45]$ $[45]$, and Kim12T $[49]$ $[49]$ SRAM cells to access its relative superiority in terms of important indicators. Furthermore, we have considered the impact of PVT variations on SRAMs' design metrics by employing the simulation setup expressed in $[8]$ $[8]$. Moreover, the V_{DD} is linearly varied by $\pm 10\%$ and $\pm 20\%$ from the nominal value of 0.7 V.

The transistor sizing plays an important role to determine the behavior of an SRAM cell. The SRAM cells' transistors sizing has been determined by satisfying the three following main conditions.

1) Attention to read–write conflicts in the FD8T cell, in order to gratify this condition, the size ratio of pull-down and access transistors $(\beta_{ratio} = \beta_{pull-down} / \beta_{access}, \beta = C_{ox} W / L)$ must be between 1.2 and 3 [\[51\]](#page-16-15). The pull-up to access transistors size ratio ($\gamma_{ratio} = \beta_{pull-up} / \beta_{access}$), on the other hand, must be less than or equal to 1.8 [[52](#page-16-16)]. Thus, we have chosen $\beta_{ratio} = 1.33$ and $\gamma_{ratio} = 0.67$ because these values make

Fig. 2 a Read '0' operation. **b** Write '0' operation

Fig. 3 Schematic of SRAM cells, **a** FD8T [[48](#page-16-12)], **b** TG9T [[46](#page-16-10)], **c** SEDF9T [\[26\]](#page-15-20), **d** WWL12T [[45](#page-16-9)], **e** Kim12T [\[49\]](#page-16-13)

Cell features	FD8T [48]	TG9T [46]	SEDF9T [26]	WWL12T [45]	Kim12T [49]	WFC12T
# Transistors	8	10	9	12	12	12
# Bitlines	$2-BL$	$1-BL$	$1-BL$	2 -BL	$2-WBL/1-RBL$	$2-WBL/1-RBL$
Reading/Writing	Differential/Dif- ferential	Single-ended/ Single-ended/	Single-ended/ Single-ended	Differential/Dif- ferential	Single-ended/Dif- ferential/	Single-ended/Dif- ferential/
# NMOS in read path	2	3	3	2	2	2
Devices in write path, Q	1-NMOS	2-NMOS and $2-INV$	2-NMOS and $1-INV$	1-NMOS and $1-TG$	1-NMOS	1-NMOS
Read buffer	No.	Yes	Yes	Yes	Yes	Yes
Control signals	CSL. WL	CSL, WL, RWL, WE, WEB	WL, WWLA, WWLB, V_{GND}	WL, WWL, V_{GND}	WWL, RWL, V _{GND}	CSL, WWL, RWL, V_{GND}
Half-select free	Yes	Yes	Yes	Yes	No	Yes
Write technique	PMOS/NMOS fighting	Feedback cutting	PMOS/NMOS fighting and CPDA WWL $s1$	PMOS/NMOS fighting	PMOS/NMOS fighting and DDPC ²	PMOS/NMOS fighting and WDDFC ³

Table 1 A structural and features comparison among various SRAM cells selected in this paper with the WFC12T cell

¹CPDA WWLs: Cross-point data-aware write word lines

²DDPC: Data-dependent power-cutoff

³WDDFC: Write data-dependent feedback cutting.

a balance between the values of RSNM and WSNM [\[53\]](#page-16-17).

$$
\sigma_{vt} \propto EOT\left(\sqrt{W \times L}\right) \tag{1}
$$

2) The fight against the impact of PVT variations in nanoscale technology, V_{th} shift, induced by random dopant fuctuation (RDF) shows an inverse dependence on the square root of device area as follows [[54\]](#page-16-18)

where *EOT* is effective oxide thickness, *W* and *L* effective channel width and length, respectively. From Eq. 3) All SRAMs have been sized accordingly for fair comparison [[30\]](#page-15-25).

Therefore, in the proposed design, we have assigned a width of 160 nm for MN1, M1, M2, M4, and M5 and a width of 80 nm for MP1, M3, and M6. Furthermore, we have chosen a width of 120 nm for the transistors M7 and M8. The read path transistors, M9 and M10, have been sized with a width of 120 nm (see Fig. [1](#page-2-0)). Other studied SRAM cells have been sized based on this strategy.

4.2 Read access time analysis

The speed of read operation for an SRAM cell is determined in terms of read access time or read delay (T_{RA}) . We have plotted the T_{RA} of all SRAM cells at different V_{DD} values in Fig. $4(a)$ $4(a)$. The T_{RA} of single-ended reading bitcells is defned as the time required to discharge the bitline voltage by 50 mV from its initial high precharged value [[46](#page-16-10), [55](#page-16-19)]. For differential reading bitcells, T_{RA} is obtained as the time needed to reach a 50 mV voltage diference between the two bitlines [[24\]](#page-15-17). The WFC12T cell uses the read access buffer and suffers from the larger body effect offered by that. Hence, it needs a longer time (T_{RA}) for discharging the bitline voltage. The nodes voltage of the proposed WFC12T cell during its read operation, assuming the node Q/QB stores '0'/ '1' at $V_{DD} = 0.7$ V is shown in Fig. [4\(](#page-5-0)b). According to the initial logical value stored at node *QB*, the M10 is turned on and the M9 is activated by setting *RWL* to V_{DD} . Since the bitline is initially precharged to V_{DD} before read operation, a non-zero voltage caused by voltage

divider between M9 and M10 at node *X*1 of read bufer is developed. From Fig. [4\(](#page-5-0)b), it is observed that the node *X*1 voltage reaches a maximum non-zero value of 0.1599 V and gradually decreases to 0.1546 V at the time of recording of T_{RA} (i.e. at the time which *RBL* is discharged by 50 mV from its initial high precharged value). This issue causes a negative V_{BS} (body to source voltage) of M10 and as a result increases V_{th} , according to Eq. [\(2](#page-5-1)) [[56\]](#page-16-20).

$$
V_{th} = V_{th0} - \lambda_{BS} V_{BS} - \lambda_{DS} V_{DS} \tag{2}
$$

in which V_{th0} is the initial threshold voltage, $\lambda_{BS} > 0$ and λ_{DS} > 0 are body bias coefficient and drain-induced barrier lowering (DIBL) coefficient, respectively, and V_{DS} is drain to source voltage. Due to an increase in V_{th} , the driving strength of the transistor reduces and therefore *RBL* is discharged slowly. The WFC12T cell shows 1.37X longer and 1.69X shorter T_{RA} than that of FD8T and SEDF9T SRAM cells, respectively at $V_{DD} = 0.7$ V. The TG9T and SEDF9T SRAM cells employ the same read decoupling technique with three series NMOS transistors, and therefore show the same T_{RA} . The WFC12T cell shows the same T_{RA} compared to Kim12T and WWL12T SRAM cell due to the same read path.

4.3 Read stability analysis

We obtained the RSNM value using the approach suggested in $[57, 58]$ $[57, 58]$ $[57, 58]$. Figure $5(a)$ $5(a)$ plots the butterfly VTCs for all SRAM cells during read operation at $V_{DD} = 0.7$ V. It is clear that the WFC12T offers $5.2X$, $1.26X$, and $1.18X$ improvement in RSNM than that of FD8T, Kim12T (also SEDF9T and TG9T(, and WWL12T, respectively. Recent studies have shown that if ratio of an SRAM cell's RSNM and V_{DD} be

Fig. 4 a T_{RA} of various SRAM cells at different V_{DD} values. **b** Nodes voltage of WFC12T while read operation at $V_{DD} = 0.7$ V

Fig. 5 a Butterfly VTCs at $V_{DD} = 0.7$ V and **b** RSNM value at different V_{DD} values for various SRAM cells

larger than or equal to 0.25, that is highly stable [\[59](#page-16-23)]. Hence, the WFC12T cell shows high stability due to having a ratio equal to 0.30. Figure [5\(](#page-6-0)b) plots the variation of RSNM value of all SRAM cells with a linear variation of V_{DD} , which shows the WFC12T cell has the highest RSNM amongst all SRAM cells at all *V_{DD}* values considered for simulations. The FD8T cell shows the least RSNM because this cell is indeed a conventional 6 T cell, and therefore sufers from read disturbance. The other SRAM cells use read decoupling technique, which fully decouples the bitlines from the internal storing nodes during the read operation, and thus their RSNM is as good as HSNM. However, the WWL12T exhibits a slightly lower RSNM than read decoupling SRAM cells because this cell uses a self-refreshing technique, in which the internal storing nodes are afected through the path created by this technique. The proposed WFC12T cell shows the highest RSNM due to having better VTC. This is due to the presence of the stacked transistors M2 and M5 in the pull-down paths of half-cells.

4.4 Write access time analysis

The plot of write access time (T_{WA}) of all SRAM cells for writing '1' to their '0' storing node *Q*, which is measured as the time required to charge up to 90% of V_{DD} [\[30](#page-15-25), [60](#page-16-24)], at different V_{DD} values is shown in Fig. [6](#page-6-1). Writing '1' for the SEDF9T and TG9T SRAM cells are the worst possible cases due to their asymmetrical single-ended writing structure and the presence of two series-connected NMOS transistors in their write paths [\[26](#page-15-20), [46](#page-16-10)]. Thus, these cells exhibit longer T_{WA} amongst all cells. However, the TG9T cell shows the longest T_{WA} amongst all the SRAM cells. This is attributed to the fact that one of the inverters in the cell core of this cell

Fig. 6 T_{WA} of various SRAM cells at different V_{DD} values

is followed by another one. The WWL12T cell shows the third-worst T_{WA} due to the presence of NMOS transistor in series with transmission gate in write path. The Kim12T and proposed WFC12T SRAM cells show the best T_{WA} because the writing in these cells is deferential and there is only one access transistor in their write paths (as compared to WWL12T cell). The employment of write-assist technique reduces the T_{WA} when compared with FD8T SRAM cell. However, the proposed design shows a slightly shorter T_{WA} than that of Kim12T cell. Because the *Q* node in the Kim12T cell is not fully charged by *WBL* through NMOS transistor M5, and therefore it needs to be charged by V_{DD} through two series-connected PMOS transistors M7 and M2. These series transistors increase the time required for reaching the Q node to 90% of V_{DD} . From this figure, it is observed that the WFC12T shows 1.56X, 1.19X, 2.78X, 5.35X, and 2.05X shorter T_{WA} as compared to FD8T, Kim12T, SEDF9T, TG9T, and WWL12T, respectively, at $V_{DD} = 0.7$ V.

4.5 Write‑ability analysis

The WSNM value has been determined by obtaining the length of the minimum square that can be inserted in the write butterfly curve [\[57](#page-16-21)]. We have plotted the WSNM of various SRAM cells for writing '1' at $V_{DD} = 0.7$ V and its variation with linear V_{DD} sweep, in Fig. [7](#page-7-0)(a) and (b), respectively. The SEDF9T cell offers the lowest WSNM due to its single-ended nature and the presence of two series NMOS transistors in its write paths. The WWL12T cell shows the worst WSNM after the SEDF9T cell, attributed to the presence of one NMOS transistor in series with transmission gate. However, the writing in this cell is diferential, and this is why WWL12T shows higher WSNM than that of SEDF9T cell. Due to the diferential writing structure and the existence of one NMOS access transistor in its write paths, the FD8T SRAM cell exhibits higher WSNM than those of the above-mentioned SRAM cells. Although, the TG9T SRAM cell employs a write assist technique, however, it shows the higher WSNM after the proposed design and Kim12T SRAM cell. This can be explained by the presence of two series access NMOS transistors in its write paths. The proposed design and Kim12T show almost the same WSNM in all V_{DD} values. From these figures, it is observed that the WFC12T offers 1.62X, 1.99X, 2.34X, and 1.11X improvement in WSNM when compared to FD8T, WWL12T, SEDF9T, and TG9T, respectively, at $V_{DD} = 0.7$ V.

4.6 Leakage power (*P***leakage) dissipation**

Leakage power (P_{leakage}) dissipation is one of the major problems in nanoscale SRAM cells since it remains in hold mode most of the time [[10,](#page-15-9) [61](#page-16-25)]. Hence, it contributes a huge portion of total power consumption. Thus, it is important to reduce P_{leakage} in SRAM cells. For sub-100 nm technology, the total leakage current mainly includes the subthreshold leakage current (I_{SUB}) , the gate leakage current (I_{GATE}) , and the junction leakage current (I_{JUNC}) [[62](#page-16-26)]. Hence, we have shown the paths of these leakage components in the FD8T and WFC12T in hold '1' mode (i.e. *Q* maintains '1') in Fig. [8\(](#page-8-0)a) and (b), respectively. The I_{SUB} and I_{JUNC} flow in OFF -state MOS transistors while the I_{GATE} flows in all transistors, regardless of their state. Table [2](#page-8-1) shows a comparison between the FD8T and proposed WFC12T in hold mode based on the number of leakage components. From this table, it seems that the WFC12T dissipates higher P_{leakage} than that of the FD8T due to more leakage components. However, the WFC12T exhibits much lower P_{leakage} than that of the FD8T as well other cells at different V_{DD} values as shown in Fig. [9.](#page-8-2) This can be explained by Eq. [\(2\)](#page-5-1), and Eq. ([3\)](#page-7-1) [[63](#page-16-27)], which expresses the basic subthreshold current modeling for a MOS device, with applying a non-zero voltage at nodes *A* (\approx 504 mV) and *X*1 (\approx 231 mV), and high V_{GND} .

$$
I_{SUB} = I_0 \exp\left[\frac{V_{GS} - V_{th} + \lambda_{BS}V_{BS} + \lambda_{DS}V_{DS}}{\eta V_T}\right] \left[1 - exp\left(\frac{-V_{DS}}{V_T}\right)\right]
$$
\n(3)

Fig. 7 WSNM of various SRAM cells, **a** at $V_{DD} = 0.7$ V, **b** at different V_{DD} values

Fig. 8 Schematic of the leakage paths in **a** FD8T, **b** WFC12T

Fig. 9 Leakage power dissipation of various SRAM cells at diferent V_{DD} values

In Eq. [\(3\)](#page-7-1), I_0 is the subthreshold current when $V_{GS} = V_{th}$, *n* is the subthreshold swing factor, and $V_T = KT/q$ is the thermal voltage.

Due to the following reasons, the proposed WFC12T cell shows the minimum P_{leakage} :

- 1) The V_{DS} of M2, M9, and M10 have reduced due to the formation of a non-zero voltage at nodes *A* and *X*1, and high V_{GND} , respectively. Consequently, the reduced V_{DS} increases the effective V_{th} value for these transistors, according to Eq. (2) (2) , and hence the I_{SUB} is exponentially reduced, according to Eq. [\(3](#page-7-1)).
- 2) As nodes A and X1 are at positive voltages and V_{GND} is at a high state, the V_{BS} of M2, M9, and M10 becomes negative, respectively. Thus, their V_{th} increased and leads to a reduction of the $I_{SI/B}$.
- 3) As nodes *A* and *X*1 voltage are positive and V_{GND} is set at high in hold mode, the V_{GS} for M2 is reduced and for M9/M10 is rendered negative. Thus, their I_{SUB} through these transistors is reduced.

Furthermore, in the WFC12T cell, the M2/M5 is connected to M1/M4 in series which leads to an increase in the efective channel length of the pull-down transistors in the right/left half-cell. This increases V_{th} and consequently, $I_{SI/B}$ further reduces. In addition, stacking of MOS devices, M1/ M2 and M4/M5, leads to increased resistance of pull-down path and thus reduces the overall *P*_{leakage}. From Fig. [9,](#page-8-2) it can be seen that the WFC12T cell shows an improvement of 2.17X, 2.65X, 2.13X, 2.02X, and 2.95X in P_{leakage} compared to FD8T, Kim12T, SEDF9T, TG9T, and WWL12T at $V_{DD} = 0.7$ V, respectively. The WWL12T cell shows the highest P_{leakage} because the PMOS transistors presented in the transmission gate, which controlled by internal storing nodes are always *ON*. The Kim12T cell dissipates the second-highest P_{leakage} due to supplying four PMOS transistors from power V_{DD} . The SEDF9T and TG9T SRAM cell consume slightly lower P_{leakage} than that of FD8T cell due to being single-ended nature and the presence of stacked transistors in their read and write paths.

4.7 Dynamic power consumption

Dynamic power is the main portion of the total power consumption. Equation [\(4](#page-9-0)) expresses the relation between the read/write dynamic power consumption (*Pread*∕*write*) of an SRAM cell, in which diferent aspects including its read/ write operation such as bitline switching activity factor $(\alpha_{bitline})$, effective capacitance (C_{eff}) , operating voltage (*VDD*), and read/write operation frequency (*fread*∕*write*) are considered [[64\]](#page-16-28).

$$
P_{read/write} = \alpha_{bitting} \times C_{eff} \times V_{DD}^2 \times f_{read/write}
$$
 (4)

Assume that a 256×16 array, due to the higher number of cells in a column than a row, column-based control signals have higher power consumption than those of row-based counterparts. Figure $10(a)$ and (b) show the read power and write power of all cells considered in this study along with the proposed WFC12T cell for comparison at different V_{DD} values, respectively. The FD8T and WWL12T SRAM cell employ differential reading structure, and therefore $\alpha_{bitline}$ for these cells is equal to 1 during the read operation. This is why these SRAM cells consume higher dynamic power during the read operation. However, the WWL12T cell consumes lower read power than that of FD8T cell, attributed to row-based control signals only and lower *fread* . Other SRAM cells (TG9T, SEDF9T, Kim12T, and proposed WFC12T) employ single-ended reading operation, which reduces $\alpha_{bitline}$ to less than 0.5. The SEDF9T cell consumes the least read power amongst single-ended reading cells. This can be explained with the employment of row-based signals during the read operation and its higher T_{RA} , which reduces *fread*. In the TG9T, several row-based control signals should be asserted during the read operation, increasing the read power. Due to this reason, the TG9T cell consumes the highest read power. The proposed WFC12T and Kim12T consume almost the same and second-best read power due to the same number of row-based control signals and T_{RA} .

The write operation in the TG9T cell is performed as single-ended, and therefore $\alpha_{bitting}$ is reduced to less than half. This is why the TG9T cell shows the lowest write power amongst all the SRAM cells. Other SRAM cells (FD8T, SEDF9T, Kim12T, proposed WFC12T, and WWL12T) use dual-bitlines structure, and thus their write power is the highest. Although, SEDF9T cell utilizes only one bitline, however, its bitlines need to be fully discharged during every write operation. The WWL12T and Kim12T cells consume the second- and third-best write power due to row-based control signals only. Due to having the higher T_{WA} , the WWL12T cell offers lower write power than that of Kim12T cell. Although, the FD8T and proposed WFC12T cells use an inverter-based AND gate to drive access transistors during the write operation, which is controlled by row-and column-based signals, however, the FD8T cell consumes slightly lower write power. This is because the FD8T cell shows lower *fread*. The proposed WFC12T cell shows

Fig. 10 Dynamic power consumption during **a** Read operation, **b** Write operation

lower write power than that of the SEDF9T cell, attributed to lesser column-based signals, which are asserted during the write operation.

To summarize, the proposed WFC12T cell offers 2.22X, 1.15X, and 1.76X lower read power compared to FD8T, TG9T, and WWL12T cell at $V_{DD} = 0.7$ V. However, it incurs a penalty of 1.32X in read power when compared with SEDF9T cell at this supply voltage. Furthermore, the proposed WFC12T cell shows 1.16X lower write power than that of the SEDF9T cell and incurs at least 1.42X higher write power when compared with other studied SRAM cells.

4.8 Critical charge (*Q***crit) analysis and half‑select issues**

The SERs occur when the critical charge Q_{crit} of the highenergy α particles hit node is less than the charge resulting from the electron–hole pairs $[6]$ $[6]$. The scaling down of technologies along with V_{DD} reduction increase dramatically the susceptibility of an SRAM to SER since Q_{crit} reduces with V_{DD} and has an exponential dependency with the SER of SRAM cell, as expressed by Eq. (5) (5) [[65\]](#page-16-29).

$$
SER = K\phi A exp\left(-\frac{Q_{crit}}{Q_s}\right) \tag{5}
$$

in which *K* is a proportionality constant, ϕ is the neutron flux with energy greater than 1 MeV, *A* is the sensitive area of the circuit, and Q_s is the charge collection efficiency of the device in f_C [\[6](#page-15-5), [65](#page-16-29)]. We determined the Q_{crit} of the proposed

Table 3 I_{peak} , T_{crit} , and Q_{crit} value of various SRAM cells at $V_{DD} = 0.7 \text{ V}$

Parameter		FD8T $[48]$ Kim12T $[49]$ SEDF9T $[26]$		WFC ₁₂ T
$I_{\text{peak}}(\mu A)$	43.51	35.72	43.90	45.29
$T_{\rm crit}$ (ps)	48.91	64.77	62.97	76.32
Q_{crit} (fC)	1.31	1.26	1.53	1.73

WFC12T by injecting the double exponential current pulse (I_{ini}) as expressed in Eq. ([6\)](#page-10-1) into its sensitive node in hold operation [\[7](#page-15-6)]. We have considered the '1' storing node (*Q*) for all cells because this node is more vulnerable to SERs than the '0' storing node (*QB*) due to the higher carrier mobility of NMOS transistors [[1\]](#page-15-0).

$$
I_{inj}(t) = I_{peak}\left(e^{-\frac{t}{\tau_j}} - e^{-\frac{t}{\tau_r}}\right)
$$
\n
$$
(6)
$$

In Eq. (6) (6) , I_{peak} is the magnitude of the current pulse, and τ_f and τ_r are the material-dependent falling and rising time constants, respectively. In this study, we have chosen τ_f = 50ps and τ_r = 1ps since I_{ini} has a long fall time and a short rise time [[6](#page-15-5), [61](#page-16-25)]. In order to calculate Q_{crit} value, we have obtained minimum I_{peak} and critical time (T_{crit}) by numerous runs that are adequate to fip the data stored in a cell. T_{crit} is defined as the time duration between the beginning time of the I_{ini} and the time when storage nodes Q and QB cross each other. After determining I_{peak} and T_{crit} , the Q_{crit} is obtained as the area under I_{inj} up to T_{crit} [\[6](#page-15-5), [61\]](#page-16-25), as

Fig. 11 a Graphical definition of Q_{crit} as the area under I_{inj} up to T_{crit} for '1' storing node *Q* at $V_{DD} = 0.7$ V [[6\]](#page-15-5). **b** Q_{crit} of various cells at different V_{DD} values

shown in Fig. $11(a)$. We obtained the Q_{crit} of various SRAM cells at different V_{DD} values as depicted in Fig. [11\(](#page-10-2)b). Fur-thermore, Table [3](#page-10-3) shows the I_{peak} , T_{crit} , and Q_{crit} value of these cells at $V_{DD} = 0.7$ V. It can be seen from these figures and table that the WFC12T cell shows 1.32X, 1.37X, and 1.13X higher Q_{crit} than that of FD8T, Kim12T, and SEDF9T, respectively. From Eq. ([6](#page-10-1)), it can be realized that with an insignificant increase in Q_{crit} , SER is further reduced. Thus, this makes the proposed WFC12T cell a good choice for space applications. In order to implement a bit-interleaving structure, to deal with multiple-bit errors, a cell must be half-select disturb-free [[46\]](#page-16-10). The proposed WFC12T cell is half-select disturb-free because in this cell, the *CSL*, *WBL*, *WBLB*, and *RBL* are column-based, while the *WWL*, *RWL*, and V_{GND} are row-based like ultra-dynamic voltage scalable (U-DVS) 10 T SRAM cell proposed in [\[66](#page-16-30)]. As earlier was seen, the proposed WFC12T cell offers high Q_{crit} and hence shows lower susceptibility to single-bit SERs. Therefore, the WFC12T will obtain high MCUs immunity.

4.9 Statistical analysis of design metrics

We have taken into consideration the effect of variations on the SRAM cell's design metrics in terms of variability using Monte-Carlo (MC) simulations. The mean (μ) , standard deviation (*σ*), and variability (σ/μ) [[59](#page-16-23)] value of T_{RA} , RSNM, and WSNM of various SRAM cells at $V_{DD} = 0.7$ V are given in Table [4.](#page-11-0) Figure 12 shows the T_{RA} distribution plots of various SRAM cells. It is seen from this figure that the WFC12T cell shows 1.91X lower T_{RA} variability compared to the FD8T SRAM cell at $V_{DD} = 0.7$ V. The FD8T cell shows the highest T_{RA} variability due to the lack of the read decoupling technique. Furthermore, the proposed design offers 1.17X lower T_{RA} variability than that of TG9T (SEDF9T) cell, attributed to the development of a higher voltage (0.1546 V) at intermediate node X1 of the proposed WFC12T cell compared to TG9T (which is 0.1082 V), resulting in larger body efect in the proposed design. A body bias acts as a tuning knob to compensate for parameter variations and body biasing is efective to address

fuctuations in design metrics due to process and temperature variations, and therefore the proposed design ofers lower variability than TG9T cell [[44\]](#page-16-8).

In order to evaluate the reliability of SRAM cells in terms of RSNM, we have plotted the RSNM distribution plots obtained by MC simulations at $V_{DD} = 0.7$ V, as shown in Fig. [13\(](#page-12-0)a). Furthermore, the RSNM variability of various SRAM cells at different V_{DD} values is shown in Fig. [13\(](#page-12-0)b). The WFC12T shows 4.98X, 1.36X, and 1.44X lower spread in RSNM than that of the FD8T, Kim12T, and WWL12T, respectively at $V_{DD} = 0.7$ V. The FD8T shows the highest RSNM variability, attributed to the lack of the read decoupling technique. The lower RSNM variability observed in the WFC12T cell is due to the higher RSNM induced by the existence of stacked transistors M2 and M5 in its cell core, improving VTC.

Figure $14(a)$ $14(a)$ shows distribution plots of WSNM for various SRAM cells at $V_{DD} = 0.7$ V. From this figure and Table [4,](#page-11-0) it is seen that the WFC12T cell exhibits 1.86X, 3.04X, 1.04X, and 2.70X tighter spread in WSNM than that of the FD8T, SEDF9T, TG9T, and WWL12T, respectively. Furthermore, we have shown the variability in WSNM for all

Fig. 12 T_{RA} distribution plots of various SRAM cells at $V_{DD} = 0.7$ V

Table 4 Mean, standard deviation, and variability of T_{RA} , RSNM and WSNM of various cells at $V_{DD} = 0.7$ V

Fig. 13 a RSNM distribution plots at $V_{DD} = 0.7$ V, **b** RSNM variability at different V_{DD} values for various SRAM cells

Fig. 14 a WSNM distribution plots at $V_{DD} = 0.7$ V, **b** WSNM variability at different V_{DD} values for various SRAM cells

cells when sweeping V_{DD} , in Fig. [14](#page-12-1)(b), which indicates the robustness of the WFC12T under severe PVT variations at all V_{DD} values. The SEDF9T shows the highest WSNM variability due to its single-ended nature and lack of writeassist technique.

4.10 Layout area and quality metric

In this section, we compared the studied SRAM cells with the proposed WFC12T cell based on their layout area and then proposed a new quality metric for SRAM cells. The layout of all the cells has been implemented with the 32-nm CMOS technology and their area is given in Table [5](#page-12-2) as normalized to the WFC12T cell. Figure [15](#page-13-0) shows the layout of the proposed cell. The FD8T, SEDF9T, and TG9T cells occupy a lower area than the proposed cell due to the existence of fewer count of transistors. Due to the presence of PMOS transistors in TGs/supply-cutoff transistors, WWL12T/Kim12T occupies 1.08X/1.07X higher area.

To assess the superiority of an SRAM cell, several fgures of merit (FoM) have been suggested in the literature [\[24,](#page-15-17) [67](#page-16-31)]. The electrical quality metric (EQM), which is proposed in [\[67](#page-16-31)], ignores write delay and design metrics variability. Moreover, stability (i.e. RSNM) per unit area to powerdelay-product (PDP) ratio (SAPR) introduced in [\[24](#page-15-17)] does not take into account some design metrics of an SRAM cell such as WSNM, HSNM, variability, and leakage power. We introduced a new quality metric considering the demands of the space applications such as energy consumption, stability, and area. The proposed quality metric is defned as variation and space particles radiation-aware stability per area to energy ratio (VS^2AER) and expressed in Eq. [\(7\)](#page-13-1). Three last rows of Table [5](#page-12-2) report the normalized values of SAPR, EQM, and VS²AER at $V_{DD} = 0.7$ V, representing the superiority of the proposed SRAM cell.

read access path and write data-dependent feedback cutting write-assist scheme. The SRAM cells considered for comprehensive comparison are data-dependent write-assist 11 T (D2WA11T) [\[44\]](#page-16-8), PMOS-PMOS-NMOS-based cell core 12 T (PPN12T) [\[43](#page-16-7)], and dynamic loop cutting writeassist 12 T (DWA12T) [[1\]](#page-15-0). All these SRAM cells have been sized properly for a fair comparison with our proposed cell. The simulation results at 0.7 V supply voltage and room temperature have been given in Table [6.](#page-14-0) The cell core of all the compared SRAM cells consists of cross-coupled inverters pair with stacked transistors. The PPN12T SRAM cell shows the lowest HSNM due to its PMOS stacked structure. Other SRAM cells show equal HSNM because of their NMOS stacked structure. All cells offer the RSNM equal to HSNM. This can be attributed to the use of the read decoupling technique. However, the proposed WFC12T SRAM cell offers 1.19X/1.17X improvement in RSNM/RSNM variability compared to the PPN12T SRAM cell. Due to the presence of only two series transistors in their read path, the T_{RA} for D2WA11T, DWA12T, and proposed WFC12T SRAM cells is the same and 40.68% lower than that of the PPN12T SRAM cell, which uses a read bufer with three series transistors.

Both D2WA11T and PPN12T SRAM cells utilize an NMOS device to drive their write-access transistors during the write operation. This single NMOS transistor passes a weak '1' logic value, and therefore the driving strength of those transistors is reduced. This yields a reduction in the cell's WSNM and an increase in the write delay. These

$$
VS^{2}AER = \frac{Q_{\text{crit}} \times \text{HSNM} \times \text{RSNM} \times \text{WSNM}}{\left(\frac{\sigma}{\mu}\text{RSNM} \times \frac{\sigma}{\mu}\text{WSNM} \times \frac{\sigma}{\mu}T_{\text{RA}}\right) \times T_{\text{RA}} \times T_{\text{WA}} \times P_{\text{read}} \times P_{\text{write}} \times P_{\text{leakage}} \times \text{Area}}\tag{7}
$$

4.11 Comprehensive comparison

This section comprehensively compares the performance of the proposed WFC12T SRAM cell with that of other state-of-the-art SRAM cells, which employ decoupled cells show a 67.42%/7.31%/12.86% penalty in write delay/ WSNM/WSNM variability compared to the proposed WFC12T SRAM cell. Furthermore, with the presence of two series transistors in its write paths, the DWA12T SRAM cell exhibits a 47.49%/2.05%/4.69% penalty in write delay/

Fig. 15 Layout of the proposed WFC12T SRAM cell implemented by 32-nm CMOS technology

Table 6 Comparison of the proposed WFC12T SRAM cell with other write data-dependent write-assist SRAM cells at $V_{DD} = 0.7 \text{ V}$

WSNM/WSNM variability. The DWA12T SRAM cell employs a fully diferential structure and consumes the highest dynamic read power (1.32X higher than the WFC12T cell). However, it consumes 4.53% lower dynamic write power compared to the WFC12T cell due to its higher write delay.

Due to the employment of an additional column-based control signal (*RCWL*) compared to the WFC12T cell, the PPN12T cell consumes 1.09X higher dynamic read power. However, it dissipates the lowest leakage power among compared SRAM cells due to the existence of a higher count of PMOS devices. Although, the proposed WFC12T SRAM cell occupies the highest area and consumes the highest dynamic write power and leakage power among the SRAM cells considered for comparison, however, it shows the highest proposed quality metric (VS^2AER). This implies that the proposed WFC12T SRAM cell outperforms other SRAM cells with isolated read path and data-dependent feedback cutting write-assist scheme and can be a good choice for reliable low-power applications.

5 Conclusion

In this paper, we proposed a reliable twelve transistor SRAM cell to reduce multi-bit soft-error, namely WFC12T. The proposed cell used single-bitline read decoupling technique and write data-dependent feedback cutting-aware diferential writing structure. Hence, the WFC12T cell offered a great improvement in both RSNM and WSNM. The proposed cell minimized the P_{leakage} through stacked transistors employed in right/left half-cell and read access bufer. The WFC12T cell exhibited high reliability when subjected to severe PVT variations, which is an indication of the robustness of the proposed cell. Furthermore, this cell eliminated the write half-select issues by employing a separate gate to drive access transistors, and hence bit-interleaving architecture and various error correction coding can be applied for this cell to enhance the soft-error immunity. Moreover, the proposed WFC12T cell offered the second-best read power and shows a high critical charge under high-energy space radiation. All these together maked the proposed WFC12T cell a good choice for reliable, stable, and low-power portable applications and battery-operated devices. Future work in this paper can be directed toward improving the stability of the column and row half-selected SRAM bitcells during the normal write operation in the involved SRAM bitcell. Similarly, lowering the leakage power dissipation in the SRAM bitcells, which are in the idle mode in a BI architecture by reducing the corresponding V_{DD} to a level where those cells can maintain the stored data will be a promising investigation.

Data availability The data that support the fnding of this study are available from the corresponding author upon reasonable request.

Declaration

Conflict of interest The authors declare that they have no conficts of interest.

References

- 1. Pal, S., Bose, S., Ki, W.-H., & Islam, A. (2019). Half-select-free low-power dynamic loop-cutting write assist SRAM cell for space applications. *IEEE Transactions on Electron Devices, 67*, 80–89.
- 2. Lorenzo, R., & Pailly, R. (2020). Single bit-line 11T SRAM cell for low power and improved stability. *IET Computers & Digital Techniques, 14*, 114–121.
- 3. Kulkarni, J. P., & Roy, K. (2011). Ultralow-voltage processvariation-tolerant Schmitt-trigger-based SRAM design. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 20*, 319–332.
- 4. Ataei, S., Stine, J. E., & Guthaus, M. R. (2016). A 64 kb differential single-port 12T SRAM design with a bit-interleaving scheme for low-voltage operation in 32 nm SOI CMOS. In *2016 IEEE 34th international conference on computer design (ICCD)* $(499 - 506)$.
- 5. Sharma, V., Gopal, M., Singh, P., Vishvakarma, S. K., & Chouhan, S. S. (2019). A robust, ultra low-power, data-dependent-powersupplied 11T SRAM cell with expanded read/write stabilities for internet-of-things applications. *Analog Integrated Circuits and Signal Processing, 98*, 331–346.
- 6. Alouani, I., Elsharkasy, W. M., Eltawil, A. M., Kurdahi, F. J., & Niar, S. (2017). AS8-static random access memory (SRAM): Asymmetric SRAM architecture for soft error hardening enhancement. *IET Circuits, Devices & Systems, 11*, 89–94.
- 7. Jahinuzzaman, S. M., Sharifkhani, M., & Sachdev, M. (2009). An analytical model for soft error critical charge of nanometric SRAMs. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 17*, 1187–1195.
- 8. Pal, S., & Islam, A. (2016). 9-T SRAM cell for reliable ultralowpower applications and solving multibit soft-error issue. *IEEE Transactions on Device and Materials Reliability, 16*, 172–182.
- 9. Calhoun, B. H., & Chandrakasan, A. P. (2007). A 256-kb 65-nm sub-threshold SRAM design for ultra-low-voltage operation. *IEEE Journal of Solid-State Circuits, 42*, 680–688.
- 10. Ahmad, S., Gupta, M. K., Alam, N., & Hasan, M. (2017). Low leakage single bitline 9 t (sb9t) static random access memory. *Microelectronics Journal, 62*, 1–11.
- 11. Sharma, V., Vishvakarma, S., Chouhan, S. S., & Halonen, K. (2018). A write-improved low-power 12T SRAM cell for wearable wireless sensor nodes. *International Journal of Circuit Theory and Applications, 46*, 2314–2333.
- 12. Wang, B., Nguyen, T. Q., Do, A. T., Zhou, J., Je, M., & Kim, T.T.-H. (2014). Design of an ultra-low voltage 9T SRAM with equalized bitline leakage and CAM-assisted energy efficiency improvement. *IEEE Transactions on Circuits and Systems I: Regular Papers, 62*, 441–448.
- 13. Islam, A., & Hasan, M. (2012). A technique to mitigate impact of process, voltage and temperature variations on design metrics of SRAM Cell. *Microelectronics Reliability, 52*, 405–411.
- 14. Abbasian, E., Gholipour, M., & Birla, S. (2022) A single-bitline 9T SRAM for low-power near-threshold operation in FinFET technology. *Arabian Journal for Science and Engineering*, pp. 1–17.
- 15. Abbasian, E., Mani, E., Gholipour, M., Karamimanesh, M., Sahid, M., & Zaidi, A. (2022). A schmitt-trigger-based low-voltage 11 T SRAM cell for low-leakage in 7-nm FinFET technology. *Circuits, Systems, and Signal Processing, 41*(6), 3081–3105.
- 16. Abbasian, E., Gholipour, M., & Izadinasab, F. (2021). Performance evaluation of GNRFET and TMDFET devices in static random access memory cells design. *International Journal of Circuit Theory and Applications, 49*, 3630–3652.
- 17. Abbasian, E., & Gholipour, M. (2021). Design of a Schmitttrigger-based 7T SRAM cell for variation resilient low-energy

consumption and reliable internet of things applications. *AEU-International Journal of Electronics and Communications, 138*, 153899.

- 18. Abbasian, E., & Gholipour, M. (2022). Design of a highly stable and robust 10T SRAM cell for low-power portable applications. *Circuits, Systems, and Signal Processing*, 1–19.
- 19. Abbasian, E., Birla, S., & Mojaveri Moslem, E. (2022). Design and investigation of stability-and power-improved 11T SRAM cell for low-power devices. *International Journal of Circuit Theory and Applications, 50*(11), 3827–3845.
- 20. Abbasian, E., Birla, S., & Gholipour, M. (2022). A 9T highstable and low-energy half-select-free SRAM cell design using TMDFETs. *Analog Integrated Circuits and Signal Processing, pp. 1–*9, 2022.
- 21. Abbasian, E., Birla, S., & Gholipour, M. (2022) Ultra-lowpower and stable 10-nm FinFET 10T sub-threshold SRAM. *Microelectronics Journal,* p. 105427.
- 22. Cho, K., Park, J., Oh, T. W., & Jung, S.-O. (2020). One-sided schmitt-trigger-based 9T SRAM cell for near-threshold operation. *IEEE Transactions on Circuits and Systems I: Regular Papers, 67*, 1551–1561.
- 23. Oh, T. W., Jeong, H., Kang, K., Park, J., Yang, Y., & Jung, S.-O. (2016). Power-gated 9T SRAM cell for low-energy operation. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25*, 1183–1187.
- 24. Ahmad, S., Gupta, M. K., Alam, N., & Hasan, M. (2016). Single-ended Schmitt-trigger-based robust low-power SRAM cell. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 24*, 2634–2642.
- 25. Lorenzo, R., & Paily, R. Half‐selection disturbance free 8T low leakage SRAM cell. *International Journal of Circuit Theory and Applications*.
- 26. Tu, M.-H., Lin, J.-Y., Tsai, M.-C., Lu, C.-Y., Lin, Y.-J., Wang, M.-H., et al. (2012). A single-ended disturb-free 9T subthreshold SRAM with cross-point data-aware write word-line structure, negative bit-line, and adaptive read operation timing tracing. *IEEE Journal of Solid-State Circuits, 47*, 1469–1482.
- 27. Abbasian, E., & Gholipour, M. (2021). Single-ended half-select disturb-free 11T static random access memory cell for reliable and low power applications. *International Journal of Circuit Theory and Applications, 49*, 970–989.
- 28. Abbasian, E., Izadinasab, F., & Gholipour, M. (2022). A reliable low standby power 10T SRAM cell with expanded static noise margins. *IEEE Transactions on Circuits and Systems I: Regular Papers*.
- 29. Abbasian, E., & Gholipour, M. A low‐leakage single‐bitline 9T SRAM cell with read‐disturbance removal and high writability for low‐power biomedical applications. *International Journal of Circuit Theory and Applications*.
- 30. Kulkarni, J. P., Kim, K., & Roy, K. (2007). A 160 mV robust Schmitt trigger based subthreshold SRAM. *IEEE Journal of Solid-State Circuits, 42*, 2303–2313.
- 31. Sanvale, P., Gupta, N., Neema, V., Shah, A. P., & Vishvakarma, S. K. (2019). An improved read-assist energy efficient single ended PPN based 10T SRAM cell for wireless sensor network. *Microelectronics Journal, 92*, 104611.
- 32. Abbasian, E., & Gholipour, M. (2022). Improved read/write assist mechanism for 10‐transistor static random access memory cell. *International Journal of Circuit Theory and Applications*.
- 33. Lu, C.-Y., Chuang, C.-T., Jou, S.-J., Tu, M.-H., Wu, Y.-P., Huang, C.-P., et al. (2014). A 0.325 V, 600-kHz, 40-nm 72-kb 9T subthreshold SRAM with aligned boosted write wordline and negative write bitline write-assist. *IEEE Transactions on Very Large Scale Integration VLSI Systems, 23*, 958–962.
- 34. Nabavi, M., & Sachdev, M. (2017). A 290-mV, 3.34-MHz, 6T SRAM with pMOS access transistors and boosted wordline in

65-nm CMOS technology. *IEEE Journal of Solid-State Circuits, 53*, 656–667.

- 35. Fujiwara, H., Chen, Y.-H., Lin, C.-Y., Wu, W.-C., Sun, D., Wu*,* S.-R. *et al.* (2016) A 64-Kb 0.37 V 28nm 10T-SRAM with mixed-Vth read-port and boosted WL scheme for IoT applications. In *2016 IEEE asian solid-state circuits conference (A-SSCC)* (pp. 185–188).
- 36. Aly, R. E., & Bayoumi, M. A. (2007). Low-power cache design using 7T SRAM cell. *IEEE Transactions on Circuits and Systems II: Express Briefs, 54*, 318–322.
- 37. Pal, S., Gupta, V., Ki, W. H., & Islam, A. (2019). Transmission gate-based 9T SRAM cell for variation resilient low power and reliable Internet of things applications. *IET Circuits, Devices & Systems, 13*, 584–595.
- 38. Liu, Z., & Kursun, V. (2008). Characterization of a novel ninetransistor SRAM cell. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 16*, 488–492.
- 39. Lu, Y., & Chuang, C.-T. (2013). A disturb-free subthreshold 9T SRAM cell with improved performance and variation tolerance. In *2013 IEEE international SOC conference* (pp. 325–329).
- 40. Shin, K., Choi, W., & Park, J. (2017). Half-select free and bitline sharing 9T SRAM for reliable supply voltage scaling. *IEEE Transactions on Circuits and Systems I: Regular Papers, 64*, 2036–2048.
- 41. Wang, D.-P., Lin, H.-J., Chuang, C.-T., & Hwang, W. (2014). Low-power multiport SRAM with cross-point write word-lines, shared write bit-lines, and shared write row-access transistors. *IEEE Transactions on Circuits and Systems II: Express Briefs, 61*, 188–192.
- 42. Chang, I. J., Kim, J.-J., Park, S. P., & Roy, K. (2009). A 32 kb 10T sub-threshold SRAM array with bit-interleaving and diferential read scheme in 90 nm CMOS. *IEEE Journal of Solid-State Circuits, 44*, 650–658.
- 43. Sharma, V., Bisht, P., Dalal, A., Gopal, M., Vishvakarma, S. K., & Chouhan, S. S. (2019). Half-select free bit-line sharing 12T SRAM with double-adjacent bits soft error correction and a reconfgurable FPGA for low-power applications. *AEU-International Journal of Electronics and Communications, 104*, 10–22.
- 44. Sharma, V., Gupta, N., Shah, A. P., Vishvakarma, S. K., & Chouhan, S. S. (2021). A reliable, multi-bit error tolerant 11T SRAM memory design for wireless sensor nodes. *Analog Integrated Circuits and Signal Processing, 107*, 339–352.
- 45. Yadav, N., Shah, A. P., & Vishvakarma, S. K. (2017). Stable, reliable, and bit-interleaving 12T SRAM for space applications: A device circuit co-design. *IEEE Transactions on Semiconductor Manufacturing, 30*, 276–284.
- 46. Pal, S., Bose, S., Ki, W.-H., & Islam, A. (2020). A highly stable reliable SRAM cell design for low power applications. *Microelectronics Reliability, 105*, 113503.
- 47. Chiu, Y.-W., Hu, Y.-H., Tu, M.-H., Zhao, J.-K., Chu, Y.-H., Jou, S.-J., et al. (2014). 40 nm bit-interleaving 12T subthreshold SRAM with data-aware write-assist. *IEEE Transactions on Circuits and Systems I: Regular Papers, 61*, 2578–2585.
- 48. Anh-Tuan, D., Low, J. Y. S., Low, J. Y. L., Kong, Z.-H., Tan, X., & Yeo, K.-S. (2011). An 8T diferential SRAM with improved noise margin for bit-interleaving in 65 nm CMOS. *IEEE Transactions on Circuits and Systems I: Regular Papers, 58*, 1252–1263.
- 49. Kim, J., & Mazumder, P. (2017). A robust 12T SRAM cell with improved write margin for ultra-low power applications in 40 nm CMOS. *Integration, 57*, 1–10.
- 50. Predictive Technology Model (PTM),<http://ptm.asu.edu/>
- 51. Verma, N., Kwong, J., & Chandrakasan, A. P. (2007). Nanometer MOSFET variation in minimum energy subthreshold circuits. *IEEE Transactions on Electron Devices, 55*, 163–174.
- 52. Rabaey, J. M., Chandrakasan, A. P., & Nikolić, B. (2003). *Digital integrated circuits: A design perspective* (7th ed.). Upper Saddle River, NJ: Pearson Education.
- 53. Ahmad, S., Iqbal, B., Alam, N., & Hasan, M. (2018). Low leakage fully half-select-free robust SRAM cells with BTI reliability analysis. *IEEE Transactions on Device and Materials Reliability, 18*, 337–349.
- 54. Saha, S. K. (2014). Compact MOSFET modeling for process variability-aware VLSI circuit design. *IEEE Access, 2*, 104–115.
- 55. Pasandi, G., & Fakhraie, S. M. (2014). A 256-kb 9T near-threshold SRAM with 1k cells per bitline and enhanced write and read operations. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23*, 2438–2446.
- 56. Narendra, S., De, V., Borkar, S., Antoniadis, D. A., & Chandrakasan, A. P. (2004). Full-chip subthreshold leakage power prediction and reduction techniques for sub-0.18-/spl mu/m CMOS. *IEEE Journal of Solid-State Circuits, 39*, 501–510.
- 57. Seevinck, E., List, F. J., & Lohstroh, J. (1987). Static-noise margin analysis of MOS SRAM cells. *IEEE Journal of solid-state circuits, 22*, 748–754.
- 58. Abbasian, E., & Gholipour, M. (2020). A variation-aware design for storage cells using Schottky-barrier-type GNRFETs. *Journal of Computational Electronics,* 1–15.
- 59. Abbasian, E., & Gholipour, M. (2021). Single-ended half-select disturb-free 11T static random access memory cell for reliable and low power applications. *International Journal of Circuit Theory and Applications, 49*(4), 970–989.
- 60. E. Abbasian and M. Gholipour, "Robust transmission gate-based 10T subthreshold SRAM for internet-of-things applications," *Semiconductor Science and Technology,* 2022.
- 61. Ahmad, S., Alam, N., & Hasan, M. (2018). Pseudo diferential multi-cell upset immune robust SRAM cell for ultra-low power applications. *AEU-International Journal of Electronics and Communications, 83*, 366–375.
- 62. Weste, N. H., & Harris, D. (2015) *CMOS VLSI design: A circuits and systems perspective*. Pearson Education India.
- 63. Alioto, M. (2010). Understanding DC behavior of subthreshold CMOS logic through closed-form analysis. *IEEE Transactions on Circuits and Systems I: Regular Papers, 57*, 1597–1607.
- 64. Chang, I. J., Mohapatra, D., & Roy, K. (2011). A priority-based 6T/8T hybrid SRAM architecture for aggressive voltage scaling in video applications. *IEEE Transactions on Circuits and Systems for Video Technology, 21*, 101–112.
- 65. Hazucha, P., & Svensson, C. (2000). Impact of CMOS technology scaling on the atmospheric neutron soft error rate. *IEEE Transactions on Nuclear Science, 47*, 2586–2594.
- 66. Chen, J., Chong, K.-S., Gwee, B.-H., & Chang, J. S. (2012) An ultra-dynamic voltage scalable (U-DVS) 10T SRAM with bitinterleaving capability. In *2012 IEEE international symposium on circuits and systems* (pp. 1835–1838).
- 67. Jiao, H., Qiu, Y., & Kursun, V. (2016). Low power and robust memory circuits with asymmetrical ground gating. *Microelectronics Journal, 48*, 109–119.

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

design.

FET, CNTFET and study for fabrication of transistors in sub-micron technologies.

Erfan Abbasian received the M.Sc. degree in electrical and electronic engineering from the Babol Noshirvani University of Technology, Babol, Iran, in 2020. He has authored or coauthored over 25 research papers in journals of repute and reviewed many papers. His current research interests include ultra-low-power high-performance embedded memory design, advanced very large scale integrated circuits design, and multiple-valued logic (MVL)-based digital circuits

Sobhan Sofmowloodi was born in Mahabad, Iran in 1989. He received the M.Sc. in electrical engineering from Urumia University, Iran in 2014 and PhD graduate in electrical engineering at IAU South Tehran branch in 2020, both in feld of analog IC design. Currently he is working in electronic labs and analog IC design projects in university of Mazandaran. His field of interest is analog design, power electronics and converters and also works on Monolithic Microwave Integrated Circuits, Fin-