

A dual-input extended-dynamic-PCE rectifier for dedicated far-field RF energy harvesting systems

Chee Ming Poo^{[1](http://orcid.org/0000-0003-3505-6525)} · Gabriel Chong¹ · Harikrishnan Ramiah¹

Received: 30 June 2020 / Revised: 25 November 2020 / Accepted: 22 January 2021 / Published online: 13 March 2021 - The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2021

Abstract

This paper presents a dual-input extended-dynamic-range, high-PCE rectifier for dedicated far-field RF energy harvesting systems. Two identical input RF energy supply source are applied into two individual rectifier. The rectifier with the highest PCE is selected to deliver dc power to a single-load element. A logic control circuit senses P_{in} from the rectified dc voltage and toggles between the rectifiers by generating two control voltage to attain high-PCE across P_{in} . Simulated in a 65nm CMOS process, the proposed system achieves an extended DR of 26 dB for an output load, $R_L = 100 \text{ k}\Omega$. Furthermore, a peak PCE of 54.85% and 47.87% was achieved for $R_L = 100 \text{ k}\Omega$ and $R_L = 150 \text{ k}\Omega$, respectively. The sensitivity for an output voltage of 1 V with $R_L = 100 \text{ k}\Omega$ is -20.6 dBm.

Keywords Rectifier · RF energy harvesting (RFEH) system · Power conversion efficiency (PCE) · Logic control circuit

1 Introduction

Internet of things (IoT) is an emerging technology that has been perceived by the semiconductor industry as the next technological revolution that will transform the consumers need. The vision of realizing IoT requires major enabling technologies such as wireless sensor nodes (WSNs) which are group of spatially dispersed sensors used to monitor the physical conditions of the environment as illustrated in Fig. [1](#page-1-0). Though WSN has significant applications in various IoT infrastructure, the technology comes with a major bottleneck in its requirement of a reliable and extended power source.

Energy harvesting has gained widespread attention as an alternative power source for WSNs [\[1](#page-5-0), [2\]](#page-5-0). However, ambient energies is dependent on the available energy in the free space environment, inhibiting the reliability of the power source. A dedicated far-field Radio Frequency (RF) energy source which transmits RF energy in the surrounding environment can alternatively be used to power-

 \boxtimes Harikrishnan Ramiah hrkhari@um.edu.my

up WSNs [[3\]](#page-5-0). Despite the effectiveness of radiating RF energy as a power source, the energy density received by each WSN in a network of dispersed sensors varies according to its distance from the transmitter. This prompts the need of a high power conversion efficiency (PCE) rectifier in Far-Field RF energy harvesting (RFEH) systems to efficiently convert the RF energy to DC across wide variation of input RF power (P_{in}) level. Hence, a wide-PCE range rectifier with satisfactory performance in sensitivity for a given output load (R_I) is desirable.

Initiatives to improve the dynamic range (DR) performance of rectifiers in RFEH systems have been reported in $[4–6]$ $[4–6]$ where DR is defined in this work as the P_{in} range for PCE above 20% [[6\]](#page-5-0) and PCE is expressed as,

$$
PCE = \frac{P_{\text{out}}}{P_{\text{in}}} = \frac{V_{\text{out}}^2 R_{\text{L}}}{P_{\text{in}}} \tag{1}
$$

where P_{out} is the power consumption of the load, R_{L} and V_{out} is the rectified output voltage. A cross-connected Dickson rectifier is employed in [\[6](#page-5-0)] to minimize the detrimental effect of V_{th} to obtain a peak PCE of 60% and a sensitivity of -21 dBm. However, the performance was only reported for open load condition. Generally, R_L has significant effect on PCE and sensitivity performances which are inherent trade-offs in RFEH systems [[2\]](#page-5-0). In [\[5](#page-5-0)], an adaptive CCDD scheme is proposed to extent the high-

¹ Department of Electrical Engineering, Faculty of Engineering, University of Malaya, 50603 Kuala Lumpur, Malaysia

Fig. 1 Illustrated concept of Dedicated Far-Field RF energy harvesting WSN

PCE range of the rectifier. A 2-stage CCDD rectifier is configured in series/parallel (cascade/cascode) configuration through a control circuit according to the level of P_{in} . Despite achieving a DR of 11 dB, it reports a poor sensitivity of 0 dBm which is not suitable for far-field RFEH systems. A dual-path rectifier is proposed in [[6\]](#page-5-0) to extend the high-PCE range for RFEH systems. The rectifier consists of a low-power path and a high-power path to rectify the RF energy at low and high, P_{in} , respectively. An adaptive control circuit selects the rectifier path according to P_{in} . A DR of 11 dB and a peak sensitivity of -17.7 dBm was achieved. However, the adaptive control circuit consumes a portion of the harvested P_{in} which impairs the achievable PCE.

To overcome the aforementioned challenges, this work propose a dual-input rectifier to achieve an extended-dynamic-PCE range for dedicated far-field RFEH systems. The novelty of this system is in the integration of a dualinput rectifier scheme to harvest RF energy from two individual energy sources with identical P_{in} level inspired by [[7\]](#page-5-0). A logic control circuit complements the system to sense and toggle between the two rectifiers to select the path of high-PCE with respect to P_{in} . Section II presents the proposed rectifier scheme. The design methodology of the rectifier is discussed in Section III. Section IV presents the simulation results and Section V concludes the findings.

2 Proposed dual-input rectifier

Figure 2 shows the block diagram of the proposed rectifier scheme. The scheme harvests RF energy of the same frequency as two input sources [\[7](#page-5-0)]. Alternatively, two dissimilar rectifier topologies – CCDD and Dickson – are utilized into a single unit to achieve an extended DR performance. MN_{S1} , MP_{S2} , MP_{S3} and MP_{S4} are gate switching transistors for selecting the rectifier according to P_{in} . Across P_{in} level, the logic control circuit sense the output rectified DC voltage and generate two control voltages

Fig. 2 Block diagram of the proposed rectifier in an RFEH system

 $(V_{\text{ctrl1}}$ and $V_{\text{ctrl2}})$ to select the rectifier with high-PCE to extend the DR performance. Section III further elaborates the design of the rectifier.

3 Design methodology

3.1 Rectifier

The Dickson and CCDD rectifiers are the two primary rectifier topology for RFEH [[10\]](#page-5-0). Their performances are restricted by the intrinsic V_{th} drop of the transistors during forward conduction and reverse leakage current [[11,](#page-5-0) [12\]](#page-5-0). In addition, the PCE range of the rectifier for a specific $R_{\rm L}$ differs across P_{in} , which is an inherent trade-off. The PCE curve of the Dickson and CCDD rectifier for $R_L = 150 \text{ k}\Omega$ is shown in Fig. 3. Generally, the CCDD rectifier attains peak PCE at low P_{in} levels due to its active V_{th} cancellation scheme, resulting in a small *on*-resistance [[10\]](#page-5-0). However,

Fig. 3 Rectifier PCE plot for $R_L = 150 \text{ k}\Omega$

at high P_{in} levels, the small *on*-resistance promotes high reverse leakage current which detriments the rectifier's PCE. Inversely, the Dickson topology achieves peak PCE when the level of P_{in} is high as the diode-connected transistors configuration of this topology acts as an effective voltage pumping devices [\[12](#page-5-0)]. At low P_{in} the V_{th} of the transistors creates a large voltage drop resulting in lower voltage harvested, degrading the PCE. By exploiting the high-PCE range for each topology for a specific R_{L} , the cumulative PCE from of each rectifier maximize the performances of the architecture as illustrated in Fig. [3](#page-1-0).

Figure 4(a) and Fig. 4(b) shows schematic diagram of adopted Dickson and parallel CCDD rectifier, respectively. Multi-stage configuration delivers higher output voltage and enhances the peak PCE performance compared to a single-stage rectifier. In addition, each rectifier topology has an optimum number of stages to achieve peak PCE for a given R_L . However, exceeding the number of optimal stages could degrade rather than improve the PCE performance $[3, 11]$ $[3, 11]$ $[3, 11]$. Figure $5(a)$ $5(a)$ and (b) shows the simulated PCE plot of CCDD and Dickson rectifier for different number of stages in the adopted technology. It was found that the optimum number for both rectifiers is 4-stage. Therefore, 4-stage rectifier are adopted for the CCDD and Dickson topology.

An additional design consideration in improving the PCE performance of the CCDD rectifier can be attributed to the number of stage configuration in the rectifier. As reported in [\[7](#page-5-0)], two modular CCDD rectifier connected in parallel achieves higher PCE at low P_{in} compared to a single modular CCDD rectifier. Figure [6](#page-3-0) describe the PCE plot for the conventional 4-stage CCDD and two 4-stage modular CCDD in parallel. The plot in Fig. [6](#page-3-0) shows a higher peak of PCE can be achieved at lower P_{in} when incorporating two modular CCDD rectifier in parallel. Hence, a CCDD rectifier with a second modular CCDD rectifier (1b, 2b, 3b, and 4b) as shown in Fig. 4(a), connected in parallel with the first modular CCDD rectifier (1a, 2a, 3a, and 4a) is adopted in this work to attain higher PCE performance at low P_{in} .

3.2 Logic control circuit

Figure [7](#page-3-0) shows the schematic diagram of the logic control circuit. Two digital inverters cascaded in series forms the logic control switch. Voltage $V_{\rm M1}$ act as the input supply voltage of the inverter cells and $V_{\rm M2}$ being the input signal voltage. A voltage divider that consist of two resistors, R_1 and R_2 establishes a voltage at the gate terminal of the MOSFETs to be lower than V_{M1} . Two control voltages, V_{ctrl1} and V_{ctrl2} are generated with an extreme magnitude (digital LOW and digital HIGH) respectively to the magnitude of V_{M2} to control the operation of the control gates and the rectifiers across the harvesting range, P_{in} .

At low P_{in} , a digital LOW V_{ctrl2} will switch on MP_{S4} where the CCDD rectifier will supply power to the load and a digital HIGH V_{ctrl} switches off MP_{S3} where the Dickson rectifier does not supply any power to the load (Fig. [2](#page-1-0)). Therefore, only the CCDD rectifier operates when P_{in} is low. Alternatively, a digital LOW V_{ctrl2} switches on MP_{S2} to maximize the input signal voltage of the logic control circuit. Maximizing the overdrive voltage of MP_{S2} allows the voltage to exceed the MOSFETs' V_{th} at the desired switching point. In addition, a digital LOW V_{ctrl2} partially switches on MN_{S1} to minimize the voltage feed from MN_{S1} to the source terminal limiting the amount of voltage

Fig. 4 CMOS rectifier. (a) 4 stage parallel CCDD. (b) 4 stage Dickson

Fig. 5 PCE versus number of stages. (a) CCDD. (b) Dickson

Fig. 6 PCE plot for series single modular CCDD and parallel with two modular CCDD

Fig. 7 Schematic diagram of the logic control circuit

necessary to power up logic control circuit. This is to improve the output voltage delivered to the load, thus, upholding the PCE performance.

At high P_{in} , the operation is inversed where the voltage from MP_{S2} into the logic control circuit will be higher than the MOSFETs' V_{th} . This generates a digital LOW control voltage, V_{ctrl1} (with magnitude almost equal to zero) and a digital HIGH control voltage, V_{ctrl2} (with magnitude almost

equal to V_{M1}). The digital HIGH V_{ctrl2} switches MP_{S4} off to cut off the power from the CCDD rectifier and the digital LOW V_{ctrl1} switches on MP_{S3} for the Dickson rectifier to supply power to the load. MP_{S2} will be partially switched off to maximize the generation of the digital HIGH control voltage V_{ctrl2} when the input signal voltage into the logic control circuit from MP_{S2} is higher than the MOSFETs' V_{th} . A digital HIGH V_{ctrl2} switches on MN_{S1} to maximize the input supply voltage from MN_{S1} into the logic control circuit to uphold the PCE. Tabl[e1](#page-4-0) summarizes the operation of logic control circuit.

4 Simulation results

The proposed rectifier is simulated on a 65-nm CMOS technology. The rectifier is optimized for a frequency of 953 MHz and covers an active chip area of 0.657 mm² as shown in Fig. $8(a)$ $8(a)$. The equivalent circuit of the RFEH front-end is represented in Fig. [8](#page-4-0)(b) where $L_{p1,2}$, $C_{p1,2}$ and $R_{p1,2}$ represents the parasitic inductance, capacitance and resistance, respectively. The parasitic components are derived from bond wire inductances, bonding pads and package capacitances and sheet resistance of the polysilicon [\[13](#page-5-0)].

Figure $9(a)$ $9(a)$ present the PCE results which show a peak PCE of 47.87% and 54.85% for a load of $R_L = 150 \text{ k}\Omega$ and $R_{\text{L}} = 100 \text{ k}\Omega$, respectively. Also, the rectifier observes a peak sensitivity of -20.6 dBm from a load of $R_L = 100 \text{ k}\Omega$. A significant performance of 25 dB and 26 dB in DR (PCE $> 20\%$) was achieved for a load of 150 k Ω and 100 $k\Omega$, respectively. Figure [10](#page-4-0) plots the simulated output noise across R_L . Table [2](#page-5-0) summarize and compare the performances of the proposed rectifier. The comparison shows that the performance in DR range, peak PCE and sensitivity for similar R_L superseding that of prior-art

Table 1 Operational summary

Table 1 Operational summary of the rectifier scheme	Input power, P_{in}	$\rm V_{M2}$	${\rm V}_{\rm curl1}$	$V_{\rm curl2}$	MN_{S1}	MP_{S2}	MP_{S3}	MP_{S4}
	Low				Partially ON	Fully ON	OFF	ON
	High				Fully ON	Partially ON	OFF	ON

Fig. 8 (a) Chip layout of proposed rectifier, (b) equivalent circuit of RFEH front-end [[6\]](#page-5-0)

Fig. 9 Simulated results at a frequency of 953 MHz. (a) PCE. (b) V_{out}

solutions. The proposed rectifier shows a significant enhancement in DR compared to [\[6](#page-5-0), [12\]](#page-5-0) with competitive performance in peak PCE where [\[6](#page-5-0)] has adopted similar concept of rectifying the RF energy from two separate path to feed a single load element. In addition, the solution of

A dual-input extended-dynamic-PCE rectifier in 65 nm CMOS technology is proposed for dedicated far-field RFEH systems. Exploiting the high-PCE range of the CCDD and Dickson for a given R_L , the proposed system achieved an extended PCE across a wide P_{in} range. A logic

5 Conclusion

120 100 kΩ 150 kΩ 100 200 kΩ 500 kΩ Output Noise (nV/√Hz) 80 <u>1 MΩ</u> 60 utput Noise 40 W **THE** TTT TIII $\overline{\mathbb{H}}$ TTI 20 1 0.8 0.0001 0.001 0.01 0.1 1 10 Frequency (GHz)

Fig. 10 Simulated output noise across R_L

harvesting RF energy of the same frequency from two individual source of antenna far exceeds that of dual-band CMOS RF rectifiers [[8,](#page-5-0) [9\]](#page-5-0).

	This work [#]		[6]	$[11]$	$\lceil 8 \rceil$	$\lbrack 9 \rbrack$
Technology (nm)	65		65	130	130	$180 + IPD$
Frequency (MHz)	953		900	900	900/2000	930/2630
Rectifier architecture	Dual-input rectifier		Dual-path rectifier	Self-body-biasing rectifier	Dual-band	Dual-band
Rectifier topology	Dickson/CCDD		CCDD	CCDD	Dickson	Dickson
No. of rectifier stages	4/4		5	3	4/5	
Load, R_{L} (k Ω)	150	500	147	100	1500/1000	500
Peak PCE,% ω (P_{in} , dBm)	$47.87(-19)$	23.48 (-22)	$36.5(-10)$	$80.3(-17)$	$9.1 (-19.3)$ $8.9(-19)$	$7(-15.5)$
Sensitivity at 1 V, dBm@ (RL) , $k\Omega$	$-20.6(100)$		$-17.7(\infty)$	$-18.7(100)$	$-19.3(1500)$	$-15.5(500)$
Dynamic range* (dB)	25	15	11	14.5		
Power consumption of load, $R_{\rm L}$ (μW)	194.4	60.5	51.45	62.5	0.88/1.10	20
Output noise @ 953 MHz (nV/\sqrt{Hz})	39.12	32.65	n.a	n.a	n.a	n.a

Table 2 Performance summary and comparison with prior-art RFEH rectifiers

 $*$ Simulation, $*$ PCE $>$ 20%

control circuit complements the system to passively switch between the rectifiers by sensing the rectified dc voltage. The proposed rectifier achieves an extended DR performance of 26 dB ($R_L = 100 \text{ k}\Omega$, PCE $> 20\%$), a peak PCE of 54.85% ($R_L = 100 \text{ k}\Omega$) and a peak sensitivity of -20.6 dBm $(R_L = 100 \text{ k}\Omega)$ for a 1 V output.

Acknowledgement This work was supported by RU Grant-Faculty Program (GPF056B-2020). This manuscript has no associated data.

References

- 1. Yuen, P. W., Chong, G., & Ramiah, H. (2019). A high efficient dual-output rectifier for piezoelectric energy harvesting. AEU - International Journal of Electronics and Communications, 111, 152922.
- 2. Chong, G., Ramiah, H., Yin, J., Rajendran, J., Wong, W. R., Mak, P. I., & Martins, R. P. (2018). Ambient RF energy harvesting system: a review on integrated circuit design. Analog Integrated Circuits and Signal Processing, 97, 515–531.
- 3. Stoopman, M., Keyrouz, S., Visser, H. J., Philips, K., & Serdijn, W. A. (2014). Co-design of a CMOS rectifier and small loop antenna for highly sensitive RF energy harvesters. IEEE Journal of Solid-State Circuits, 49(3), 622–634.
- 4. Scorcioni, S., Larcher, L., & Bertacchini, A. (2013). A reconfigurable differential CMOS RF energy scavenger with 60% peak efficiency and -21 dBm sensitivity. IEEE Microwave and Wireless Components Letters, 23(3), 155–157.
- 5. Li, C., & Lee, T. (2014). 2.4-GHz high-efficiency adaptive power harvester.IEEE Transactions on Very Large Scale Integration Systems, 22(2), 434–438.
- 6. Lu, Y., Dai, H., Huang, M., Law, M. K., Sin, S. W., et al. (2017). A wide input range dual-path CMOS rectifier for RF energy harvesting. IEEE Transactions on Circuits and Systems II: Express Briefs, 64(2), 166–170.
- 7. PC KK, Ramiah H, Ahmad MY, Chong G and Rajendran J. Analysis of a Single-Frequency Multi-Channel Ambient RF Energy Harvesting in CMOS Technology. IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), p. 97–100 (2019)
- 8. Li, B., Shao, X., Shahshahan, N., Goldsman, N., Salter, T., & Metze, G. M. (2013). An Antenna Co-Design Dual Band RF Energy Harvester. IEEE Transactions on Circuits and Systems I: Regular Papers, 60(12), 3256–3266.
- 9. Li, C., Yu, M., & Lin, H. (2017). A compact 0.9-/2.6-GHz dualband RF energy harvester using SiP technique. IEEE Microwave and Wireless Components Letters, 27(7), 666–668.
- 10. Chong, G., Ramiah, H., Yin, J., Rajendran, J., Wong, W. R., Mak, P. I., & Martins, R. P. (2019). CMOS cross-coupled differentialdrive rectifier in subthreshold operation for ambient RF energy harvesting—model and analysis. IEEE Transactions on Circuits and Systems II: Express Briefs, 66(12), 1942–1946.
- 11. Chong, G., Ramiah, H., Yin, J., Rajendran, J., Mak, P. I., & Martins, R. P. (2020). A wide-PCE-dynamic-range CMOS crosscoupled differential-drive rectifier for ambient RF energy harvesting. IEEE Transactions on Circuits and Systems II: Express Briefs.
- 12. Hameed, Z., & Moez, K. (2015). A 3.2 V –15 dBm adaptive threshold voltage compensated RF energy harvester in 130 nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 62(4), 948–956.
- 13. Mandal, S., & Sarpeshkar, R. (2007). Low-power CMOS rectifier design for RFID applications. IEEE Transactions on Circuits and Systems I: Regular Papers, 54(6), 1177–1188.

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Chee Ming Poo is received the B.Eng. (Hons) degree in Electrical Engineering from the University of Malaya (UM), Kuala Lumpur in 2020. His research work include the design of energy harvesting circuits in CMOS silicon technology. He is currently with
Intel Corporation Penang, Intel Corporation Malaysia.

Harikrishnan Ramiah is currently an Associate Professor at Department of Electrical Engineering, University of Malaya. He received his B.Eng(Hons), MSc and PhD degrees in Electrical and Electronic Engineering, in the field of Analog and Digital IC design from Universiti Sains Malaysia in 2000, 2003 and 2008 respectively. In the year 2003, he was with SiresLabs Sdn. Bhd, CyberJaya, Malaysia. At the year 2002 he was attached to Intel Technol-

Gabriel Chong is received the B.Eng. (Hons) degree in Electrical and Electronics Engineering from the Asia Pacific University of Technology and Innovation, Kuala Lumpur, Malaysia in 2016. He was with the Department of Electrical Engineering, University of Malaya (UM), Malaysia where he received the Ph.D in Engineering in 2020. His Ph.D research include the design of energy harvesting circuits in CMOS silicon technology for

Internet of Things (IoT) and Internet of Everything (IoE) application. He is currently with Intel Corporation Penang, Malaysia as an Analog Circuit Design Engineer.

ogy Sdn. Bhd. Harikrishnan was the recipient of Intel Fellowship Grant Award, 2000-2008. Harikrishnan is the Director of the Centre of Industry Reserch 4.0 (CRI 4.0) and the Head of Analog, Digital & RF Research group at University of Malaya. He had produced silicon verified IPs in the field of Analog, RF and RFEH Integrated Circuit Design. He serves as an Associate Editor of IEEE y. He is a Chartered Engineer and the Fellow of Institute of Electrical Technology (IET). He is also a Professional Engineer registered under the Board of Engineers, Malaysia. He is a Senior Member of the Institute of Electrical and Electronics Engineer (IEEE) and member of The Institute of Electronics, Information and Communication Engineers (IEICE). His research work has resulted in several reputable technical publications in the field of IC design. His main research interest includes Analog Integrated Circuit Design, RFIC Design, VLSI system design and RF/Piezoelectric/Thermal/Electromagnetic Energy Harvesting Power Management Module Design.