

Multi-stage CMOS amplifier frequency compensation using a single MOSCAP

Behnam Babazadeh Daryan¹ · Hassan Khalesi¹ • Vahid Ghods² · Alireza Izadbakhsh¹

Received: 6 July 2019 / Revised: 5 October 2019 / Accepted: 28 January 2020 / Published online: 4 February 2020 - Springer Science+Business Media, LLC, part of Springer Nature 2020

Abstract

A multi-stage amplifier is a frequency compensated via a single and small MOSFET based capacitor. The idea reduces die occupation considerably since removes any passive elements in the compensation network. Also, a normal differential pair and a MOSFET based capacitor form compensation network and boost DC gain simultaneously. The proposed approach is symbolically described via MATLAB and numerically simulated via HSPICE circuit simulator using standard TSMC 0.18l CMOS technology. According to mathematical justifications and simulation results, the proposed amplifier shows operation excellency especially in terms of die occupation and frequency response parameters which make it appropriate choice to realize larger analog and mixed mode systems like modulators and data converters.

Keywords CMOS · OTA · Frequency compensation · Multi-stage amplifiers · MOSCAP · Capacitor-less frequency compensation

1 Introduction

Amplifiers play an inevitable role in many electronics systems include modulators and data converters. Using an amplifier, almost any functional block can be realized, so the amplifier is considered as the most important block in analog and mixed mode electronics. Extensive researches are performed to design different configurations and improve basic techniques for more efficient amplifier design. Usually, to address advanced demands regarding DC gain and GBW requirements, two approaches are considered by circuit designers. Firstly, the tendency is to

& Hassan Khalesi khalesih@gmail.com Behnam Babazadeh Daryan Db.babazadeh@iau-garmsar.ac.ir Vahid Ghods v.ghods@semnaniau.ac.ir

> Alireza Izadbakhsh izadbakhsh_alireza@hotmail.com

¹ Department of Electrical Engineering, Garmsar Branch, Islamic Azad University, Garmsar, Iran

² Department of Electrical Engineering, Semnan Branch, Islamic Azad University, Semnan, Iran

use Cascode structures, since appropriate DC gain and acceptable GBW are available. For instance, Akbari M et al. [[1,](#page-8-0) [2](#page-8-0)] and Aghaee et al. [\[3](#page-8-0)] report improved folded Cascode (FC) amplifiers, reaching more than 70 dB as DC gain and more than 300 MHz as GBW while driving small load capacitors in a range of few pF. Cascode technique as depicted in Fig. [1](#page-1-0) uses MOSFETs vertically which reduces output swing, depending on allocated drain-source voltage for each MOSFET. Considering the feature size and supply voltage reduction in advanced CMOS technologies, Cascode approach is not compatible with technology advancements. The reason is the fact that there is not enough voltage budget to allocate MOSFETs drain-source which have to work in the saturation region. In this region, the absolute value of drain-source voltage must be larger than $V_{GS} - V_{th}$. Where V_{GS} is gate-source voltage and V_{th} is threshold voltage value. So, satisfying MOSFETs to operate in the saturation region is a challenging and may impossible task to design Cascode structures in advanced CMOS technologies. This limitation becomes more rigid when demands are at a great level for high speed and high DC gain amplifiers. Therefore, the second approach as multi-stage amplifiers or Cascade configurations attracted designer attention. The cascade amplifies are able to provide very high DC gains (more than 100 dB for three-stage

Fig. 1 Recycling folded cascode amplifier [\[3](#page-8-0)]

cases) and also can be realized via cascading simple gain stages like common source stage. But the main problem in dealing with the multi-stage amplifier is instability issues which are raised due to increasing nodes of the amplifier compared to Cascode structures. This problem is dominant since poles and zeros locations determine the amplifier response. The value of GBW and PM directly related to pole-zero map of the amplifier. In a simple view, poles and zeros positioning via circuit parameters (like gm, r, CC) is the subject of numerous multi-stage works. For instance, Grasso et al. [[4\]](#page-8-0) describes general methods for three stage cases manly based on NMC and RNMC approaches. Using differential current conveyor is investigated in Shahsavari et al. [[5\]](#page-8-0). Also, Grasso et al. [[6\]](#page-8-0) presents details description of RNMC methods. As a complete new method, Largani et al. [\[7](#page-8-0)] is used differential block in compensation network and reduced size of compensation capacitor considerably. To boost bandwidth of the amplifier, Peng and Sansen [[8\]](#page-8-0) proposed a new scheme, exploiting direct injection via a separate feed forward path while Lee and Mok [\[9](#page-8-0)] tries to realize an active frequency compensation network using active transistor instead of passive elements like capacitors and resistors. As a high performance three stage amplifier, Biabanifard et al. [[10\]](#page-8-0) presents a novel scheme of compensation capacitor using a current subtractor. In addition, Grasso et al. [\[11](#page-8-0)] dedicated to improve RNMC using additional resistors and buffers. To reduce noise effects and its degenerations, Akbari et al. [\[12](#page-8-0)] introduces a simple

design methodology via transistor sizing which is appropriate to consider in circuit design. Additionally, Aloisi et al. [[13\]](#page-9-0) investigates using buffers in RNMC configurations. To point out current mode operation, Shahsavari et al. [\[14](#page-9-0)] exploits current conveyors and benefits its high speed performance. As a control view, Leung et al. [[15\]](#page-9-0) discusses design via control theories while Largani et al. [\[16](#page-9-0)] attenuates feed forward paths to improve frequency response. Also, Akbari et al. [\[17](#page-9-0)] highlights noise performance for a multi stage amplifier and Biabanifard et al. [\[18](#page-9-0)] exploits a fully differential block to realize both output stage and frequency compensation network. In addition a comprehensive design using binary matrixes is proposed in Biabanifard et al. [\[19](#page-9-0)] which is appropriate for computer aided designs. At last, Chaharmahali et al. [[20,](#page-9-0) [21\]](#page-9-0) and Zaherfekr and Biabanifard [[22\]](#page-9-0) attenuate and amplify feed forward and feedback paths respectively which all improve frequency response compared to conventional NMC and RNMC approaches.

To specify the discussion atmosphere, Fig. 2 is presented. Nested Miller compensation [\[4](#page-8-0)] and revered nested Miller compensation [\[6](#page-8-0)] are considered as conventional approaches to design three-stage amplifiers. Both are simple while RNMC is more efficient than NMC. The nested loop in the RNMC structure is not loaded on the output node, leads to the smaller capacitor in the output node. Consequently, the possible dominant or first nondominant pole is shifted to higher frequencies and more degree of freedom is provided compared to NMC. In

Fig. 2 Two general methods of three-stage frequency compensation [[4](#page-8-0)] a nested miller compensation, b reversed nested miller compensation

addition, NMC and RNMC have to unlimber negative loop gains which guarantee proper Miller effect. So, the sign of stages is absolutely determined as depicted in Fig. [2.](#page-1-0)

Based on the previous state of the art [\[4](#page-8-0), [6](#page-8-0)], these amplifiers are capable of driving capacitors as large as 100 pF while exhibiting 100 dB, 0.22 MHz, and 70° as DC gain, GBW, and PM, respectively. In addition, to driving a 100 pF load capacitor, NMC and RNMC need more than 100 pF as compensation capacitor (collecting both compensation capacitors). This is a very bad condition regarding die occupation. Usually, the load capacitor can be an off-chip one, so the compensation capacitor is the sole passive element in the circuit. The size of the compensation capacitor is determinative. Any effort to reduce the size of the compensation capacitor reduces die occupation proportionally. Also, lower capacitors lead to higher circuit dynamics (poles and zeros) which can improve frequency response parameters like GBW and PM.

In this content and mentioned environment, several works are reported to improve NMC and RNMC schemes. The improvements mean larger GBW, more stable circuits, less power consumption, more simple circuit design, and less die occupation.

Addition of nulling resistor to the Miller capacitor (compensation capacitor) provides more degree of freedom to control poles and zeros location. Even paved the way to pole-zero cancellation scenarios [[11\]](#page-8-0). Using voltage and the current buffer is verified to increase GBW value since buffers are one-way blocks and can obstruct feedforward paths. This means that the Right Half Plan (RHP) zero shifts to very high frequencies and its effects are negligible [\[13](#page-9-0)].

At last, Largani et al. [[7\]](#page-8-0) is introduced to highlight the role of differential pair stage in the compensation network. Since the differential block can amplify and attenuate multiple paths simultaneously, it can be used as a multitask block in the circuit. For instance, Largani et al. [[7\]](#page-8-0) uses a differential pair to form a compensation network, while it can be used to boost DC gain too. Also, by placing compensation capacitor in series with differential block, the capacitor value can be control via gain of differential stage [\[7](#page-8-0)], so smaller Miller capacitor can perform frequency compensation with the aim of virtual amplification. This is a great advantage to reduce die area. This type of amplifiers is used in many telecommunication systems such as Khalesi and Ghods [[23\]](#page-9-0).

Rest of this paper is organized as follows. Section 2 describes and discusses the proposed method which is based on RNMC scheme while compensation capacitors are replaced with a small MOSCAP. This reduces die occupation as low as possible and it can be said that there is no passive element to occupy die. So, die area is fully allocated to MOSFETs. Section [3](#page-4-0) introduces circuit level implementation of the proposed device and reports simulation results which are extracted from MATLAB (symbolical and simplified TF) and HSPICE circuit simulator. Discussion around the proposed amplifier and its performance are brought in Sect. [4.](#page-7-0) Finally, the paper is concluded in Sect. [5](#page-7-0) as the conclusion.

2 Proposed method

Using a fully differential block to form compensation network and boost DC gain besides realizing a small compensation capacitor via a MOSFET are suggested in this work. As depicted in Fig. [3](#page-3-0), the proposed amplifier consists of two differential stages as the first and last stages. Also, the second and third stages are simple common-source gain stage. Also, just a single capacitor is shared in two loops include $(g_{m2}g_{f}f_{f}+C_{C})$ and $(g_{m2}g_{m3}g_{f})$ $r_{f+}C_C$) which could be small with the existence of (g_fr_f) in loop gains terms. According to current allocations, this factor can be set in a relatively large range from 10 to 500 which is the gain of the differential block. So, the compensation capacitor value can be select 10–500 times smaller while the loop gain value remains unchanged compared to conventional RNMC configuration. This reduces die area considerably while increase chances to implement compensation capacitors via an active MOS-FET similar to Fig. [3](#page-3-0) as a controlled gate-bulk capacitor.

The Kirchhoff Current Law (KCL) is applied to the presented linear model in Fig. [3](#page-3-0). Five nodes as five outputs of stages are considered. It should be noted that the last stage has two outputs. So five equations are obtained which variables are nodes voltages. The transfer function is calculable as ration of the output voltage to input. We solved the set of equation symbolically with MATLAB advanced toolbox for symbolical calculations. The obtained TF is heavy and complicated to deal with paper and pencil. So, a simple simplification is performed via two basic assumptions. First of all, we consider that each stage has DC gain $(g_{\text{mi}}r_i)$ larger than unity and secondly we assume that $C_L > C_C > C_{Parasities}$. These two assumptions help to find dominant terms and neglecting marginal terms. As a result, the simplified TF is described via (1). Where C_{L} is load capacitor, $C_{\rm C}$ is a compensation capacitor and $g_{\rm mi}$ is ith stage transconductance. Also, r_i represents ith stage output impedance while *s* denotes Laplace variable. From (1), two poles and a single RHP zero are calculated as (2) , (3) (3) and (4) (4) . It is obvious that both P_2 and Z are really large values and the system behaves like single pole systems.

$$
H = \frac{(C_{\text{C}}g_{m1}r_1r_f)s - g_{m1}g_{m2}g_{m3}g_f r_1r_2r_3r_f}{C_{\text{C}}C_{\text{L}}r_1r_f s^2 + (C_{\text{C}}g_{m2}g_{m3}g_f r_1r_2r_3r_f)s + 1}
$$
(1)

$$
P_1 = \frac{1}{C_c g_{m2} g_{m3} g_f r_1 r_2 r_3 r_f}
$$
 (2)

Fig. 3 The proposed multistage configuration

$$
P_2 = \frac{g_{m2}g_{m3}g_f r_2 r_3}{C_L} \tag{3}
$$

$$
Z = \frac{g_{m2}g_{m3}g_f r_2 r_3}{C_C} \tag{4}
$$

To more in-depth knowledge of poles and zero locations, numerical values are allocated to circuit parameters. The values are extracted from circuit simulation in the next stage. Table 1 reports numerical values for circuit parameters.

Based on the extracted values for circuit parameters, poles and zeros are settled which is shown in Fig. [4](#page-4-0) as the system pole-zero map. According to this figure, the first pole is occurred in -129 rad/s, the second pole occurs in - 2.29 G rad/s and the right side zero frequency is 255 G rad/s. The fact is that the second pole and the zero are in high frequencies and can be neglected without any error.

Additionally, GBW is defined as the product of DC gain and first pole. DC gain is described via (5) and GBW is calculated via (6).

Table 1 Circuit parameters and corresponding numerical values

Circuit parameter	Symbol	Value
First stage g_m	g_{m1}	$60e - 6$
Second stage g_m	g_{m2}	$185e - 6$
Third stage g_m	g_{m3}	$820e - 6$
differential block g_m	g_{mfl} and g_{mfl}	$100e - 6$
First stage output resistor	r_1	5.6e4
Second stage output resistor	r ₂	12e4
The third stage output resistor	r ₃	3.7e4
Differential block output resistors	r_{f+}	5.6e4
	r_{f-}	5.6e4
Compensation capacitors	C_{C}	$0.9e - 12$
Load capacitor	C_{L}	$100e - 12$

$$
A_{DC} = g_{m1}g_{m2}g_{m3}g_f r_1 r_2 r_3 r_f \tag{5}
$$

$$
GBW = A_{DC} \times P_1
$$
\n
$$
Q_{m1} \tag{6}
$$

$$
GBW = \frac{g_{m1}}{C_C} \tag{6}
$$

Based on reported values in Table 1, the system behaves like a single pole system which means shows 90° as PM. Depends on the application, may lower PM be more desirable since the single pole system with PM equal to 90 is slow compared to systems satisfying Butterworth criteria $(PM = 63^{\circ})$. So, the second pole is determinative. Considering the fact that each pole degenerates PM in a frequency range of one decade before and one decade after its occurrence, it can be concluded that to reach PM equal to 90° , the second pole must be at least ten times bigger than GBW frequency. While to obtain PM equal to 63° , the second pole has to be two times bigger than the GBW frequency. This condition is formulated via (7) and (8) respectively.

$$
PM = 90^{\circ} \rightarrow P_2 = 10 \times GBW \tag{7}
$$

$$
PM = 63^{\circ} \rightarrow P_2 = 2 \times GBW \tag{8}
$$

Replacing (3) and (6) in (7) and (8), the g_f or C_C can be developed further. For instance, the g_f for each state can be described as below:

$$
PM = 90^\circ \rightarrow g_f = \frac{10 \times g_{m1} \times C_L}{g_{m2} \times g_{m3} \times r_2 \times r_3 \times C_C}
$$
(9)

$$
PM = 63^{\circ} \rightarrow g_f = \frac{2 \times g_{m1} \times C_L}{g_{m2} \times g_{m3} \times r_2 \times r_3 \times C_C}
$$
 (10)

It should be noted that (7) , (8) , (9) and (10) specify borders for PM and g_f values. Any other value between two borders is acceptable which results in PM in the range of 63° to 90° .

The next section reveals more details on simulation results and operational performance of the amplifier.

Fig. 4 Pole-zero map of the proposed structure (two left side poles and a single right side zero are shown with their frequencies)

3 Simulation results

The proposed method is simulated using standard TSMC 0.18 lm CMOS technology and HSPICE circuit simulator. The circuit schematic is depicted in Fig. 5. All MOSFETs are set to operate in saturation region and the MOSCAP is designed to show 0.9 pF capacitance. MOSFETs dimensions and corresponding bias values are tabulated in Table 2.

The most important response for an amplifier is Bode diagram since reveals DC gain, GBW and PM values. It also can report a simple vision of poles and zerosfrequencies. TF described in [\(1](#page-2-0)) and frequency domain simulation of Fig. 5 is presented in Fig. 6 as the frequency response of the proposed circuit. According to this figure, both the theory and simulation are matched together in the operational frequency of the amplifier which is considered GBW. After this frequency mismatch exists which is ignorable. In addition according to this figure, DC gain,

Table 2 MOSFETs dimensions

MOSFET	$W \text{ (µm)}/L \text{ (µm)}$	MOSFET	$W \text{ (µm)}/L \text{ (µm)}$
M_1 and M_2	2.5/1.44	$M_{\rm s}$	9/1.44
M_3 and M_4	19.8/1.44	M_{f1} and M_{f2}	22/1.8
M_5	10./1.44	M_{f3} and M_{f4}	3.4/0.18
M_6	28/0.72	M_{f5}	1.55/0.18
M ₇	83.2/1.44	MOSCAP	7.8/1.44
M_{9}	62./1.44		

GBW, and PM are obtained equal to 120 dB, 18 MHz and 89°, respectively. The reported power consumption via simulator is 545 μ W, which is needed to provide relatively large transconductances as reported in Table [1.](#page-3-0)

Considering circuit dependency to compensation capacitor, Figs. [7](#page-5-0) and [8](#page-5-0) are presented. These figures report GBW and PM versus compensation capacitor deviation. Since, MOSCAP is exploited and mismatches may exist in

Fig. 5 The proposed circuit implementation

PM (deg) 90 89 88 86 8 \mathcal{R} 83_{0}^{87} 1.05 1.15 $\overline{1.2}$ 0.9 0.95 1.1 1.25 .75 0.8 0.85 C_c (pF)

Fig. 8 PM versus compensation capacitor

the fabrication process. According to these figures, the proposed circuit is appropriately robust against MOSCAP mismatches.

Also, Figs. 9 and 10 report GBW and PM against load capacitor variation. The load capacitor variation is $\pm 20\%$, while GBW deviates less than 1 MHz and PM deviation is less than 4° .

To investigate the transient response of the proposed circuit, Fig. [11](#page-6-0) is presented as the step response. Both rising and falling edges are included. Based on the presented step response, the settling time is 23 ns. Also, the response is similar to single pole systems without any overshoot.

100

 C_{L} (pF)

 $\frac{1}{105}$

110

115

 120

Fig. 10 PM versus load capacitor variation

 $9₀$

 $9⁴$

8

 $8₆$

 8 $8¹$

 $83\frac{L}{80}$

 $8⁴$

Circuit dependency on transconductances is always important since several errors and mismatches are inevitable such as noisy condition and fabrication errors. To investigate the proposed circuit dependency to stages transconductances, Figs. [12](#page-6-0) and [13](#page-6-0) report GBW and PM versus gmf variations. Figures [14](#page-6-0) and [15](#page-6-0) show circuit dependency versus g_{m1} variations while Figs. [16](#page-6-0) and [17](#page-6-0) illustrate GBW and PM deviations against g_{m2} changing. At last but not least Figs. [18](#page-7-0) and [19](#page-7-0) are presented to show GBW and PM deviations versus g_{m3} variation. According

to this analysis, the proposed circuit could be considered as a robust amplifier against transconductances values.

In addition, Monte-Carlo simulation is performed and circuit parameters set to 30% variations on normal values under Gaussian distribution. The circuit is simulated using 100 iterations which results are shown in Fig. 20.

4 Discussion

To compare the proposed circuit with other existing works, tradeoffs have to be considered. Using defined figure of merits (FOM) in Biabanifard et al. [[19\]](#page-9-0), the comparison

Fig. 18 GBW versus g_{m3}

Fig. 19 PM versus g_{m3}

table reports amplifier parameters and FOM values of the proposed work along with another state of the art in Table [3](#page-8-0). The defined FOMs are highlighting small and large signal behavior via (11) and (12). Also, the compensation capacitor is considered in (13) to magnify the effect of the compensation capacitor. Finally, PM is placed on the numerator of (14) to express stability merit.

$$
FOM_S = \frac{\omega_{GBW} \times C_L}{Power} \left(\frac{Hz \times F}{W}\right)
$$
 (11)

$$
FOM_L = \frac{SR \times C_L}{Power} \left(\frac{1}{V}\right)
$$
\n(12)

$$
FOM_1 = \frac{\omega_{GBW} \times C_L^2}{Power \times C_{Ctot}} \left(\frac{Hz \times F}{W}\right)
$$
 (13)

$$
FOM_2 = \frac{\omega_{GBW} \times P \cdot M}{Power} \left(\frac{Hz \times \text{°}}{W}\right) \tag{14}
$$

According to Table [3,](#page-8-0) the proposed amplifier shows higher performance especially the compensation capacitor value is reduced notably while is realized via MOSCAP. Also, the defined FOMs values verify the efficiency of the simulated amplifier.

5 Conclusion

A MOSCAP based frequency compensation method is discussed. Exploiting differential block to realize compensation network, reduced size of compensation capacitor. Also, the differential block boosts DC gain of overall amplifier. The proposed approach modeled via symbolical TF and simulated via TSMC $0.18 \mu m$ CMOS technology while HSPICE circuit simulator is used. Based on theoretical and obtained simulation results, the circuit is capable of driving a 100-pF as a load capacitor just by a single 0.9 pF compensation capacitor. This reduces the die area considerably. Also, ample simulations are performed to

 FOM_L FOM_1 FOM_2

 > 100 100 372 0.96 35 0.80 66.6 0.25 0.23 0.714 0.17

 $a = 100$ 100 424 2.60 15 12.00 70.4 0.61 2.83 4.066 0.42

 $\frac{a}{100}$ 100 365 2.06 18 1.22 69.6 0.56 0.33 0.311 0.38

 > 100 120 330 2.50 8 – 50 0.90 – 13.50 0.37

 > 100 120 360 2.50 8 – 66 0.83 – 12.45 0.45

 > 100 120 400 2.50 8 – 71 0.75 – 11.25 0.44

 > 100 100 365 3.2 8.4 5 69 0.87 1.36 10.43 0.59

^a 114 100 360 6.66 4 1.12 90 1.85 0.31 46.25 1.66

This work^a 120 100 545 18.2 0.9 2.12 89 2.09 0.38 115 1.02

Table 3 Comparison table of the amplifier parameters and FOM values

a Simulated

 $[13]$ $[13]$ $[13]$ ^b

DFCFC $[15]$ $[15]$ $[15]$ ^a

AFFC $[9]$ ^a

ACBC $[8]$ ^a

NFRNMC $[13]$ $[13]$ $[13]$ ^b

CFRNMC $[13]$ $[13]$ $[13]$ ^b

 $[18]^a$ $[18]^a$ $[18]^a$

ACBC $[20]$ $[20]$ $[20]$ ^a

RNMC $[11]$ ^a

^bFabricated (test chip)

illustrate the proposed amplifier excellency over previous works.

References

- 1. Akbari, M., et al. (2014). Design and analysis of DC gain and transconductance boosted recycling folded cascode OTA. AEU-International Journal of Electronics and Communications, 68(11), 1047–1052.
- 2. Akbari, M., et al. (2015). High performance folded cascode OTA using positive feedback and recycling structure. Analog Integrated Circuits and Signal Processing, 82(1), 217–227.
- 3. Aghaee, T., Biabanifard, S., & Golmakani, A. (2017). Gain boosting of recycling folded cascode OTA using positive feedback and introducing new input path. Analog Integrated Circuits and Signal Processing, 90(1), 237–246.
- 4. Grasso, A. D., Palumbo, G., & Pennisi, S. (2008). Analytical comparison of frequency compensation techniques in three-stage amplifiers. International Journal of Circuit Theory and Applications, 36(1), 53–80.
- 5. Shahsavari, S., et al. (2015). DCCII based frequency compensation method for three stage amplifiers. AEU-International Journal of Electronics and Communications, 69(1), 176–181.
- 6. Grasso, A. D., Marano, D., Palumbo, G., & Pennisi, S. (2010). Analytical comparison of reversed nested Miller frequency compensation techniques. International Journal of Circuit Theory and Applications, 38(7), 709–737.
- 7. Largani, S. M. H., et al. (2015). A new frequency compensation technique for three stages OTA by differential feedback path. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 28(4), 381–388.
- 8. Peng, X., & Sansen, W. (2004). AC boosting compensation scheme for low-power multistage amplifiers. IEEE Journal of Solid-State Circuits, 39(11), 2074–2079.
- 9. Lee, H., & Mok, P. K. T. (2003). Active-feedback frequencycompensation technique for low-power multistage amplifiers. IEEE Journal of Solid-State Circuits, 38(3), 511–520.
- 10. Biabanifard, S., et al. (2015). High performance reversed nested Miller frequency compensation. Analog Integrated Circuits and Signal Processing, 85(1), 223–233.
- 11. Grasso, A. D., Palumbo, G., & Pennisi, S. (2007). Advances in reversed nested Miller compensation. IEEE Transactions on Circuits and Systems I: Regular Papers, 54(7), 1459–1470.
- 12. Akbari, M., Biabanifard, S., & Hashemipour, O. (2014). Design of ultra-low-power CMOS amplifiers based on flicker noise reduction. In 2014 22nd Iranian conference on electrical engineering (ICEE). IEEE.
- 13. Aloisi, W., Palumbo, G., & Pennisi, S. (2008). Design methodology of Miller frequency compensation with current buffer/ amplifier. IET Circuits, Devices and Systems, 2(2), 227–233.
- 14. Shahsavari, S., et al. (2014) A new frequency compensation method based on differential current conveyor. In 2014 22nd Iranian conference on electrical engineering (ICEE). IEEE.
- 15. Leung, A. K. N., et al. (1999). Damping-factor-control frequency compensation technique for low-voltage low-power large capacitive load applications. In 1999 IEEE international solidstate circuits conference, 1999. Digest of technical papers. ISSCC. IEEE.
- 16. Largani, S. M. H., et al. (2014). A new SMC compensation strategy for three stage amplifiers based on differential feedback path. In 2014 22nd Iranian conference on electrical engineering (ICEE). IEEE.
- 17. Akbari, M., Biabanifard, S., & Asadi, S. (2015). Input referred noise reduction technique for trans-conductance amplifiers. Electrical and Computer Engineering: An International Journal (ECIJ), 4(4), 11–22.
- 18. Biabanifard, S., et al. (2018). Three stages CMOS operational amplifier frequency compensation using single Miller capacitor and differential feedback path. Analog Integrated Circuits and Signal Processing, 97(2), 195–205.
- 19. Biabanifard, S., et al. (2018). Multi stage OTA design: From matrix description to circuit realization. Microelectronics Journal, 77, 49–65.
- 20. Chaharmahali, I., Asadi, S., & Dousti, M. (2016). Design procedure for three-stage CMOS OTAs with AC boosting frequency compensation technique. IETE Journal of Research, 62(5), 705–713.
- 21. Chaharmahali, I., et al. (2017). A new method modifying single Miller feedforward frequency compensation to drive large capacitive loads: Putting an attenuator in the path. Analog Integrated Circuits and Signal Processing, 93(1), 61–70.
- 22. Zaherfekr, M., & Biabanifard, A. (2019). Improved reversed nested miller frequency compensation technique based on current comparator for three-stage amplifiers. Analog Integrated Circuits and Signal Processing, 98(3), 633–642.
- 23. Khalesi, H., & Ghods, V. (2019). QPSK modulation scheme based on orthogonal Gaussian pulses for IR-UWB communication systems. Journal of Circuits, Systems and Computers, 28(1), 1950008 (1–13).

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

of wireless communication systems.

Behnam Babazadeh Daryan was born in Tehran, Iran, on August 13, 1983. He received the B.S. degree in electrical engineering from Abhar Branch, Islamic Azad University, Abhar, Iran, in 2010, the M.S. degree in electrical engineering from Islamshahr Branch, Islamic Azad University, Islamshahr, Iran, in 2015. His M.S. thesis is UWB-CMOS, and his current research interests include the design of RF/microwave-analog integrated circuits and the analysis

Hassan Khalesi received the B.Sc. degree in Electrical Engineering from Semnan University, Semnan, Iran, in 2003, and the M.Sc. degree in Electrical Engineering from Tarbiat Modarres University, Tehran, Iran, in 2006, and the Ph.D. degree in Electrical Engineering from the Islamic Azad University, Science and Research Branch, Tehran, Iran, in 2014. He is an assistant professor of Engineering Faculty. His research interests include Ultra

Wideband communication circuits, analog electronics circuits design and signal processing.

Vahid Ghods was born in Iran in 1981. He received the B.S. degree in electronic engineering from Electrical Engineering Faculty, K N Toosi University of technology (KNTU), Tehran, Iran, in 2002. In 2005, he received M.S. degree in digital electronic from Electrical Engineering Faculty, Semnan University, Semnan, Iran. He received Ph.D. degree in electronic from Electrical Engineering Faculty, Science and research branch, Islamic Azad

University, Tehran, Iran, in 2012. He is an assistant professor of Engineering Faculty, Semnan branch, Islamic Azad University, Semnan, Iran. He has more than 40 of journal and conference publications describing his research area. His research fields are signal processing, machine vision, image and speech processing and recognition, artificial intelligence and specially OCR and handwriting recognition.

Alireza Izadbakhsh received the B.S. degree in electrical engineering from the Islamic Azad University, Garmsar Branch, Garmsar, Iran, in 2003, received the M.Sc., and Ph.D. degree from the Shahrood University of Technology, Shahrood, Iran, in 2007 and 2013, respectively all in control Engineering. His current research is on the robust control of nonlinear systems.