# A VDTA-based robust electronically tunable memristor emulator circuit

Indrajit Pal<sup>1</sup> • Vikash Kumar<sup>2</sup> • Nilay Aishwarya<sup>1</sup> • Abhijeet Nayak<sup>1</sup> • Aminul Islam<sup>1</sup>

Received: 21 January 2019 / Revised: 21 November 2019 / Accepted: 12 December 2019 / Published online: 23 December 2019 - Springer Science+Business Media, LLC, part of Springer Nature 2019

#### Abstract

In this paper, a fully-integrated tunable grounded memristor emulator circuit based on voltage differencing transconductance amplifier (VDTA) has been proposed. The proposed memristor emulator circuit utilizes two VDTA active building blocks, two grounded resistors, a grounded capacitor and a four-quadrant analog multiplier. The working concept along with the detailed derivation of the mathematical model of the circuit has been discussed numerically and analytically to validate the operation of the proposed emulator. The operations of the proposed emulator circuit, as governed by the established model, have been verified by performing simulations in Cadence Virtuoso at 45 nm technology node. Robustness analyses performed, reveal significant process-variation tolerance at deep sub-micron technology node.

Keywords Voltage differencing transconductance amplifier · Memristor emulator · Memductance · Robustness

# 1 Introduction

The memristor, often attributed as the "Missing Element" was postulated by Chua [[1\]](#page-10-0). This fourth circuital element serves to provide the missing link between flux and charge. The developed mathematical model of the memristor, depicted the memritor's unique property of retaining the value of its resistance. Further, the memristor was first fabricated in 2008 by using  $TiO<sub>2</sub>$ , by Hewlett-Packard (HP) laboratory [[2\]](#page-10-0). The capability of the device to provide nonvolatile memory functionalities has attracted the attention of the scientific community for its potential in

 $\boxtimes$  Aminul Islam aminulislam@bitmesra.ac.in

> Indrajit Pal pal.indrajit99@gmail.com

Vikash Kumar vikashkumar@ieee.org

Nilay Aishwarya nilayaishwarya@gmail.com

Abhijeet Nayak abhijitnayak8@gmail.com

- <sup>1</sup> Electronics and Communication Engineering, Birla Institute of Technology Mesra, Ranchi, Jharkhand 835215, India
- Electronics and Communication Engineering, Presidency University, Bangalore, Karnataka 560064, India

diverse fields of application. The discovery of the device has significantly impacted the advancement in neuromorphic circuits and their applications by featuring promising results in providing implementable compact synapses in neural networks. Extensive amount of research in this field has brought forth new resistive RAMs [\[3](#page-10-0)] and adaptive transistors [[4,](#page-10-0) [5](#page-10-0)] which portray promising results in developing neuromorphic systems that can imitate the brain.

The  $TiO<sub>2</sub>$ -based memristor, as described by Strukov et al. [[2\]](#page-10-0) is uniquely characterized by a frequency-dependent pinched hysteresis loop in its I–V plot for sinusoidal excitations. The resistance of this two-terminal device depends on the voltage across its terminals or the amount of charge that has flowed through it. The operation of the memristor can be expressed mathematically by two nonlinear functions  $M(q)$  and  $W(q)$ , which are referred as memristance and memductance respectively, [\[6](#page-10-0)] i.e.,

$$
\frac{\delta \varphi}{\delta q} = M(q), \quad \frac{\delta q}{\delta \varphi} = W(\varphi), \tag{1}
$$

where q is charge and  $\varphi$  is the flux.

From (1) we obtain a constitutive relationship between the memristor terminal voltage  $(v)$  and current  $(i)$ , i.e.,

$$
v = M(q) \cdot i, \quad i = W(\varphi) \cdot v \tag{2}
$$

The relationships derived from (1) and (2) suggest that when  $\varphi$ –q curve is nonlinear, the resistance of the



<span id="page-1-0"></span>memristor will change with the variation in operating point  $q = q_0$  at time t. The operating point  $(q_0)$  does not change without applying any external voltage or current, thus the resistance of the memristor or the memristance (M) remains constant and consequently the signal is memorized.

The characteristic pinched hysteresis dependence between voltage and current are depicted for sinusoidal periodic excitations at relatively low frequencies. However, with increase in the frequency of excitation, the area of lobes of the hysteresis curve decrease and the whole curve gradually approaches the shape of a straight line. Thereby, at higher frequencies of operation, the memristor behaves like a linear resistor. Such unique features owe to its nonlinear properties which impart immense potential in high performance and high-density memory technology.

Despite its potential for widespread utilization, the  $TiO<sub>2</sub>$ -based memristor is still not commercially available as a result of technological difficulties and cost in fabrication of nanoscale devices. Recently, significant research work has been observed in the area of memristor emulator circuits which can mimic the unique properties of the  $TiO<sub>2</sub>$ memristor and are also physically realizable [\[7](#page-10-0)[–18](#page-11-0)]. Authors in these papers have proposed new memristor emulator circuits by using active building blocks (ABBs) and a number of passive elements. However, these emulators are lacking in certain novel features like, electronically tunable characteristics, occurrence of pinching of the hysteresis loop at relatively low-frequencies, range of operation and low power consumption, etc.

This paper presents a memristor emulator using CMOSbased voltage differencing transconductance amplifier (VDTA) as an active building block, which imparts characteristics like electronic tunability, improved range of frequency of operation, lower power consumption. Integration of the design with other VLSI circuits, while maintaining a simple structure and compatibility of the memristor characteristics with CMOS technology are the key features of the proposed circuit. Table [1](#page-2-0) summarizes a comparative study between the proposed emulator circuit and pre-existing memristor emulator designs. The proposed memristor emulator utilizes two VDTA active elements, three grounded passive elements (i.e., two grounded resistors, a grounded capacitor) and an active analog voltage multiplier. The remainder of the paper is arranged as follows. Section 2 describes the operation of the VDTA and illustrates the CMOS implementation of it; followed by Sect. [3](#page-3-0), which features the proposed emulator circuit along with the detailed mathematical explanation of its operation. Section [4](#page-5-0) presents the results of various analyses performed and provides a brief explanation of the characteristics obtained. Section [5](#page-10-0) concludes the paper by summarizing the various observations obtained.

# 2 Circuit description of VDTA

The VDTA is a versatile active building block [[19\]](#page-11-0) that is primarily used for analog signal processing applications/circuit designing such as filter [\[20](#page-11-0)], oscillator [[21\]](#page-11-0) etc. This state-of-the-art analog building block is a transconductance amplifier with multiple outputs and has the capability of electronically tunable transconductances. The advantages of utilizing VDTA as an active device are as follows: (a) VDTA does not require the use of external resistors and are substituted by internal transconductances, (b) it exhibits two different values of transconductances, which are electronically controllable by external bias currents, (c) It has the capability of operation in voltage mode, current mode as well as transconductance mode as compared to other active devices reported (d) All the ports of VDTA exhibit high impedance, (e) VDTA-based filters allow independent controllability of resonant frequency and quality factor as compared to other active devices (f) VDTA-based designs also possess low active and passive component sensitivities. Further, no component matching conditions are also required for VDTA-based designs. Moreover, VDTA-based designs provide electronically tunable active synthesis.

The equivalent representation of the VDTA with transconductance amplifiers is shown in Fig. [1](#page-2-0). This active building block has six- terminals (as in Fig. [1\)](#page-2-0) which are labelled as p, n, z, zc,  $x^+$ , and  $x^-$ . It also has the flexibility of both voltage and current modes [[19\]](#page-11-0) of operation. The VDTA is composed of two cascaded transconductance amplifiers (T-I and T-II). The differential-input differential-output transconductance amplifier of the first stage (T-I) has two high impedance inputs terminals 'p' and 'n'; the terminal 'z' generates an output current  $(i_z)$  which is proportional to the difference in the voltages at two input terminals 'p' and 'n' (i.e.,  $v_p - v_n$ ). The voltage drop at the  $z'$  ( $v_z$ ) terminal produces output current at the terminals  $x^+$  and  $x^-$  of the second transconductance stage (T-II). The currents at the terminals ' $x^{+}$  and ' $x^{-}$ ', are equal and opposite in directions. The 'zc' terminal is used for producing multiple copies of  $i_z$ . Figure [2](#page-3-0) illustrates the CMOS realization of the VDTA [[22\]](#page-11-0). The mathematical equations that govern the relationship between the terminals are given as follows,

$$
\begin{bmatrix} i_p \\ i_n \\ i_z \\ i_x \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 0 & 0 & 0 \\ g_{mf} & -g_{mf} & 0 \\ 0 & 0 & g_{ms} \end{bmatrix} \begin{bmatrix} v_p \\ v_n \\ v_z \end{bmatrix},
$$
(3)

where  $g_{\text{mf}}$  and  $g_{\text{ms}}$  are the first and second transconductances of the VDTA respectively and are termed as Arbel-Goldminz transconductances.

The transconductances can be adjusted electronically by the external  $DC$  bias current  $i<sub>B</sub>$  and are approximated as,

$$
g_{mf} = \frac{g_{mp1}g_{mp2}}{g_{mp1} + g_{mp2}} + \frac{g_{mn1}g_{mn2}}{g_{mn1} + g_{mn2}},
$$
(4)

and

$$
g_{ms} = \frac{g_{mp3}g_{mp4}}{g_{mp3} + g_{mp4}} + \frac{g_{mn3}g_{mn4}}{g_{mn3} + g_{mn4}},
$$
(5)

where  $g_{\text{mni}}$  and  $g_{\text{mpi}}$  are the transconductances of the *i*th NMOS and PMOS transistors respectively and is equal to,

<span id="page-2-0"></span>





Fig. 1 Internal block diagram of the VDTA

<span id="page-3-0"></span>

Fig. 2 Transistor-level representation of VDTA

$$
g_{mni} = \sqrt{i_B \mu_N C_{ox} \left(\frac{W_{mni}}{L_{mni}}\right)},
$$
\n(6)

and

$$
g_{mpi} = \sqrt{i_B \mu_P C_{ox} \left(\frac{W_{mpi}}{L_{mpi}}\right)},\tag{7}
$$

where  $i_B$  denotes the bias current;  $\mu_{N,P}$  is the mobility of the carrier for transistors (N = NMOS, P = PMOS),  $C_{ox}$  is the gate-oxide capacitance per unit area and  $(W/L)$  is the aspect ratio for the MOS transistors. The value of  $i$  varies from 1, 2…, 4.

#### 3 The proposed memristor emulator circuit

The proposed emulator circuit emulates the change in the resistance of the memristor with the change in the applied input signal. This circuit consists of a two VDTAs, two grounded resistors, one grounded capacitor, a four-quadrant analog multiplier. The block-level representation and transistor-level representation of the proposed emulator circuit are shown in Figs. [3](#page-4-0) and [4](#page-4-0) respectively. The proposed emulator is simple, fully integrated and utilizes only on-chip elements. Nevertheless, most of the reported emulator designs use an off-chip multiplier circuit which increases the cost, power, area and the structural complexity for the integration of the entire circuit. The proposed design uses a MOS-based four quadrant analog multiplier circuit which is based on Gilbert cell architecture [\[23](#page-11-0)].

The multiplier circuit based on Gilbert cell architecture is composed of three NMOS differential pairs, two NMOS active loads and one active biasing resistor. The CMOS circuit diagram of the four-quadrant analog multiplier is illustrated in Fig. [5.](#page-4-0) Transistor  $M_1$ ,  $M_2$  acts as active

biasing resistor and draws current  $i<sub>B</sub>$  from  $V<sub>DD</sub>$ . Transistors M3, M4 form a current mirror and behave like a tail current source. Transistors  $M_5$ ,  $M_6$ ,  $M_7$ ,  $M_8$ ,  $M_9$  and  $M_{10}$  form the three differential pairs for the applied differential inputs and transistors  $M_{11}$ ,  $M_{12}$  behave as active loads.

As depicted in the schematic (Fig. [5](#page-4-0)), the symmetrical configuration of the circuit allows for large output voltage swings. Voltage signals ( $v_x$ ' and  $v_y$ ') to be multiplied are applied to input terminals ' $x_p$ ', ' $x_n$ ' and ' $y_p$ ', ' $y_n$ ' respectively. The inputs ' $x_n$ ' and ' $y_n$ ' are complementary to ' $x_p$ ', 'y<sub>p</sub>', respectively. Assuming that transistors  $M_5-M_{12}$  have identical value of  $\beta$  (i.e.  $\beta = \mu_N \cdot C_{ox} \cdot W/L$ ), the output voltage of the multiplier can be expressed as,

$$
v_{\text{out}} = \sqrt{2} \cdot \beta \cdot v_x \cdot v_y = \eta \cdot v_x \cdot v_y \tag{8}
$$

where  $\eta$  is a constant for a definite value of  $\beta$ .

The operation of the proposed emulator can be explained mathematically by using the characteristic Eqs. [\(3](#page-1-0)) to ([5\)](#page-2-0). As shown in Figs. [3](#page-4-0) and [4,](#page-4-0) VDTA<sub>1</sub> consists of 'p<sub>1</sub>', 'n<sub>1</sub>', 'z<sub>1</sub>', 'zc<sub>1</sub>', 'x<sup>+</sup>', 'x<sub>1</sub>' terminals and 'g<sub>mf1</sub>',  $g_{ms1}$ ' as the two transconductances. Similarly, VDTA<sub>2</sub> consists of ' $p_2$ ', ' $n_2$ ', ' $z_2$ ', ' $zc_2$ ', ' $x_2$ '', ' $x_2$ <sup>'</sup>' terminals and  $(g_{\text{mf2}}^{\prime}, g_{\text{ms2}}^{\prime})$  as the two transconductances. For VDTA<sub>1</sub>, the current at the ' $x_1^-$ ' terminal  $(i_{x1})$  is given by,

$$
i_{x1} = g_{ms1}v_{z1} = g_{ms1}v_{fb}.
$$
\n(9)

where  $v_{\text{fb}}$  is the feedback voltage from the analog multiplier.

For VDTA<sub>2</sub>, Fig.  $3$  reveals the following at terminal  $\cdot p_2$ ,

$$
v_{in} = (i_{in} - i_{x1}) \cdot R_s = (i_{in} - g_{ms1} \cdot v_{fb}) \cdot R_s.
$$
 (10)

From  $(10)$ , the input current  $(i<sub>in</sub>)$  is related to the input voltage as,

$$
i_{in} = \left(\frac{v_{in}}{R_S} + g_{ms1} \cdot v_{fb}\right). \tag{11}
$$

Further analysis of VDTA<sub>2</sub> using  $(3)$  $(3)$ – $(5)$  $(5)$ , we obtain the voltage at ' $p_2$ ' terminal ( $v_{p2}$ ,  $v_{n2} = 0$ ) and the current at ' $z_2$ ' terminal  $(i_{z2})$ ,  $v_{p2}$ , and  $i_{z2}$  are given respectively as,

$$
v_{p2} = v_{in},\tag{12}
$$

and,

$$
i_{z2} = g_{mf2} \cdot (v_{p2} - v_{n2}) = g_{mf2} \cdot v_{p2} = g_{mf2} \cdot v_{in}. \tag{13}
$$

From (13), the voltage at the 'z<sub>2</sub>' terminal ( $v_{z2}$ ) can be obtained as,

$$
v_{z2} = \frac{1}{C} \cdot \int i_{z2} \cdot dt = \frac{g_{mf2}}{C} \cdot \int v_{in} \cdot dt.
$$
 (14)

Thereby, from [\(3](#page-1-0)) and (14), the currents at the ' $x_2^+$ ' and ' $x_2^-$ ' terminals of VDTA<sub>2</sub> is given as,

<span id="page-4-0"></span>

Fig. 3 Block level representation of proposed memristor emulator



Fig. 4 Transistor level representation of proposed memristor emulator



Fig. 5 Four quadrant analog multiplier incorporated in the proposed memristor design

$$
i_{x2} = g_{ms2} \cdot v_{z2} = \frac{g_{ms2} \cdot g_{mf2}}{C} \cdot \int v_{in} \cdot dt.
$$
 (15)

Hence, from ([15\)](#page-3-0), the voltage at ' $x_2^+$ ' terminal ( $v_{x2+}$ ) is as follows,

$$
v_{x2^{+}} = i_{x2} \cdot R_M = \frac{g_{ms2} \cdot g_{mf2} \cdot R_M}{C} \cdot \int v_{in} \cdot dt.
$$
 (16)

The voltages drop  $v_{x2+}$  and  $v_{p2}$  are applied at the input of the four-quadrant analog multiplier to obtain the voltage  $(v<sub>fb</sub>)$  at the output of the multiplier. The feedback voltage  $(v<sub>fb</sub>)$ , is obtained from [\(8](#page-3-0)), ([12\)](#page-3-0) and (16) and is given by,

$$
v_{fb} = \eta \cdot v_{p2} \cdot v_{x2^+} = \frac{\eta \cdot g_{ms2} \cdot g_{mf2} \cdot R_M}{C} \cdot v_{in} \cdot \int v_{in} \cdot dt.
$$
\n(17)

Substituting  $(17)$  in  $(11)$  $(11)$ , the characteristic equation of the voltage-controlled memristor equation is revealed as,

$$
i_{in} = v_{in} \cdot \left[ \frac{1}{R_S} + \frac{\eta \cdot g_{ms1} \cdot g_{ms2} \cdot g_{mf2} \cdot R_M}{C} \cdot \int v_{in} \cdot dt \right].
$$
\n(18)

<span id="page-5-0"></span>From  $(18)$  $(18)$ , the memductance  $(G_M)$  of the proposed emulator circuit is given as,

$$
G_M = i_{m/\nu_{in}},\tag{19}
$$

and,

$$
G_M = \frac{1}{R_S} + \frac{\eta \cdot g_{ms1} \cdot g_{ms2} \cdot g_{mf2} \cdot R_M}{C} \cdot \int v_{in} \cdot dt. \tag{20}
$$

For a particular case where the transconductances of both VDTA<sub>1</sub> and VDTA<sub>2</sub> are equal i.e.  $g_{\text{mf1}} = g_{\text{mf2}} = g_{\text{mf}}$ , and  $g_{\text{ms1}} = g_{\text{ms2}} = g_{\text{ms}}$ , the value of  $G_M$  from (20) is given by,

$$
G_M = \frac{1}{R_S} + \frac{\eta \cdot g_{ms}^2 \cdot g_{mf} \cdot R_M}{C} \cdot \int v_{in} \cdot dt. \tag{21}
$$

The dependence of  $G_M$  of the proposed memristor emulator on the bias current  $i<sub>B</sub>$  is observed from Eqs. ([4\)](#page-2-0)– [\(7](#page-3-0)). The aforementioned equations govern the change in  $G_M$  for any change in  $i_B$ . Equations (20) or (21) suggest that,  $i_B$  can be utilized to modulate the memductance, thereby imparting electronically tunable nature to the proposed emulator.

## 4 Analysis and results

This Section presents the results obtained from our investigations.

#### 4.1 Frequency behavior analysis

As established in the previous section, in Eq.  $(21)$ , the proposed memristor emulator circuit depicts a tunable memductance whose value largely depends on the input voltage,  $v_{in}$ . From Faraday's Law, we know that  $\phi(t) = \int v(\tau) \cdot d\tau$ . Therefore, Eq. (20) can be interpreted as,

$$
i_m(t) = v_{in}(t)
$$
  
 
$$
\cdot \left[ \frac{1}{R_S} + \frac{\eta \cdot g_{ms1} \cdot g_{ms2} \cdot g_{mf2} \cdot R_M}{C} \cdot \int_{t_o}^t v_{in}(\tau) \cdot d\tau \right].
$$
 (22)

Further, from Faraday's law, we obtain,

$$
\phi_{in}(t) = \int_{t_0}^t v_{in}(\tau) \cdot d\tau,
$$
\n(23)

and,

$$
i_{in}(t) = v_{in}(t) \cdot \left[ \frac{1}{R_S} + \frac{\eta \cdot g_{ms1} \cdot g_{ms2} \cdot g_{mf2} \cdot R_M}{C} \cdot \phi_{in}(t) \right].
$$
\n(24)

Thus, from (24), the memductance of the proposed fluxcontrolled memristor circuit can be presented as,

$$
W(\phi_{in}(t)) = \frac{1}{R_S} + \frac{\eta \cdot g_{ms1} \cdot g_{ms2} \cdot g_{mf2} \cdot R_M}{C} \cdot \phi_{in}(t). \tag{25}
$$

where  $W(\phi_{in}(t))$  expresses the memductance function of the proposed memristor, which suggests that the memductance can be controlled by applying an input voltage. Further, Eq. (25) reveals that,  $\frac{1}{R_S}$  is the time-invariant portion of the memductance  $W(\phi_{in}(t))$ .

The behavioral model of the proposed memristor derived in (25) can be used to gain an understanding of the frequency behavior of the circuit. In order to proceed with the study of frequency behavior of the emulator, let us assume that the proposed circuit is subjected to periodic sinusoidal excitations resulting  $\text{in,} v_{in} = A_m \cdot \text{sin}(\omega t);$ where, the amplitude is ' $A_m$ ', and the frequency of excitation is 'f' (which is given as, $\omega = 2 \cdot \pi f$ ). Therefore, we obtain,  $\phi_{in} = -(A_m/\omega) \cdot \cos(\omega t)$ . Substituting the expressions corresponding to the assumed excitation in  $(25)$ , we obtain,

$$
W(\phi_{in}(t)) = \frac{1}{R_S} - \frac{\eta \cdot g_{ms1} \cdot g_{ms2} \cdot g_{mf2} \cdot R_M \cdot A_m}{2\pi f \cdot C} \cdot \cos(\omega t).
$$
\n(26)

Equation  $(26)$  reveals that, as the frequency of excitation ( $f$  or ' $\omega$ ') gradually increases and approaches infinity, the time-varying portion of the memductance decreases and gradually approaches zero, thereby explaining the pinching effect of the characteristic hysteresis loop of the memristor emulator at very high frequencies. At high frequencies, the hysteresis loop pinches, areas enclosed by the hysteresis lobes decrease, and approaches the shape of a straight line. This behavior may be explained by  $(26)$ , where the time-varying portion of  $W(\phi_{in}(t))$  has a reduced overall contribution due to its inversely proportional relationship with 'f' (i.e.  $(\eta \cdot g_{ms1} \cdot g_{ms2} \cdot g_{mf2} \cdot R_M \cdot A_m)$ )  $2\pi f \cdot C \approx 0$ , at very high frequencies of excitation). Hence, at high frequencies,  $W(\phi_{in}(t))$  approaches the value of the time-invariant memductance, i.e.  $W(\phi_{in}(t)) \approx 1/R_s$ ; this explains the pinching of the hysteresis loop to that of a straight line, suggesting the behavior of emulator as a linear time-invariant resistor. The relationship between the time-invariant and time-varying portions of  $W(\phi_{in}(t))$ , can be obtained from  $(26)$  as follows,

$$
K = \eta \frac{g_{ms1} \cdot g_{ms2} \cdot g_{mf2} \cdot R_M \cdot R_S \cdot A_m}{\omega \cdot C} = \frac{1}{\tau \cdot f},\tag{27}
$$

where  $\tau$ , is the time constant of the emulator circuit, and  $f$  is the frequency of excitation. Further, from  $(27)$  the time constant of the proposed emulator circuit is given as,

$$
\tau = \frac{2\pi C}{\eta \cdot g_{ms1} \cdot g_{ms2} \cdot g_{mf2} \cdot R_M \cdot R_S \cdot A_m}.
$$
 (28)

The frequency behavior of the proposed memristor emulator are governed by  $(27)$  $(27)$  and  $(28)$  $(28)$ . The frequency analysis reveals three conditions relating  $K$  [in ([27\)](#page-5-0)] and the pinched hysteresis loop of  $W(\phi_{in}(t))$ . These conditions are delineated as follows:

- i.  $K \to 0$ , when  $f \to \infty$ , the behavior of the memristor emulator is dominated by the influence of the linear time-invariant portion of memductance.
- ii.  $K \to 1$ , when  $f \to 1/\tau$ , the emulator achieves the maximum pinched hysteresis loop.
- iii.  $K \geq 1$ , when  $f \leq 1/\tau$ , the period of the excitation  $(1/f)$  is greater than the time constant ' $\tau$ ' of the proposed emulator circuit. This results in the loss of the hysteresis loop.

To ensure the behavior of the frequency-dependent pinched hysteresis loop, it can be concluded that, the value of K must lie in the range from 0 to 1, i.e. $0 \le K \le 1$ . Further, the dependence of ' $\tau$ ' on  $g_m$  shows that the time constant can also be varied by modulating the bias current  $i_{\rm B}$ , thus tuning the characteristic hysteresis loop of the emulator circuit.

#### 4.2 Analysis of simulation results

The proposed memristor emulator is simulated in Virtuoso Analog design Environment of Cadence at CMOS 45-nm CMOS process node. The supply voltage is taken as  $V_{\text{DD}}$ .  $= - V_{SS} = 0.9$  V. The transistor dimensions for the proposed memristor emulator are provided in Table 2. While conducting simulation analyses, all the VDTAs of the emulator have been identically biased with  $i_B = 50 \mu A$ . Thus, we have  $g_{\text{mf1}} = g_{\text{mf2}} = g_{\text{mf}}$ , and  $g_{\text{ms1}} = g_{\text{ms2}} = g_{\text{ms}}$ and from  $(21)$  $(21)$ ,  $(26)$  $(26)$  $(26)$ ,  $(27)$  $(27)$  and  $(28)$  $(28)$  we obtain the following expressions,

$$
W(\phi_{in}(t)) = \frac{1}{R_S} - \frac{\eta \cdot g_{ms}^2 \cdot g_{mf} \cdot R_M \cdot A_m}{2\pi f \cdot C} \cdot \cos(\omega t),\qquad(29)
$$

$$
K = \eta \frac{g_{ms}^2 \cdot g_{mf} \cdot R_M \cdot R_S \cdot A_m}{\omega \cdot C} = \frac{1}{\tau \cdot f},\tag{30}
$$

$$
\tau = \frac{2\pi C}{\eta \cdot g_{ms}^2 \cdot g_{mf} \cdot R_M \cdot R_S \cdot A_m}.\tag{31}
$$

The emulator was subjected to a sinusoidal excitation of 1 kHz with an amplitude of 30  $\mu$ A in order to examine the operation of the circuit. The input voltage and current,  $v_{\text{in}}$ ,  $i_{\rm in}$ ' respectively, corresponding to the excitation are shown in Fig. [6.](#page-7-0) The transient responses of the proposed emulator are observed to be stable.

Further, Fig. [7](#page-7-0) shows the frequency dependent pinched hysteresis loop for the same excitation, suggesting the stable operation of the circuit, where  $0 \le K \le 1$  is satisfied and the memductance,  $W(\phi_{in}(t))$  has a dominant timevarying nature. To obtain the frequency range of operation of the memristor emulator, the frequency  $f$ , was varied from 800 Hz to 10 kHz. The hysteresis loop exhibited a decrease in the lobe areas as  $f$  increased and approached a straight line at 10 kHz. Such observations are illustrated in Fig. [8](#page-7-0), which suggest the frequency range of operation to be from 800 Hz  $(f_{\text{min}})$  to 10 kHz  $(f_{\text{max}})$ .

As emphasized in Sect. [4.1](#page-5-0), the operation range  $(0 \le K \le 1)$  of the memristor emulator circuit depends on the values of the different circuit elements [as in (29) and (31)]. Therefore, changing the values of the different circuital elements of the emulator can change the frequency range of operation. Table [3](#page-7-0) enumerates the findings of such simulations by providing the different frequency ranges of operation for different values of  $i_B$  and C, while keeping the values of the resistances  $R_M$ ,  $R_S$ , (1 K $\Omega$  each) and amplitude of excitation  $A<sub>m</sub>$  constant.

Table [3](#page-7-0) asserts the tunable nature of the proposed memristor emulator, where, by varying the  $i<sub>B</sub>$  the operating frequency range of the circuit may be varied. Figure [9](#page-7-0) illustrates the time varying nature of the memductance for sinusoidal excitation of,  $A_m = 30 \mu A$ , and  $f = 50 \text{ kHz}$ . The



Table 2 Transistor dimensions

<span id="page-7-0"></span>

Fig. 6 The transient response of the proposed emulator to a sinusoidal excitation having amplitude of 30  $\mu$ A and frequency of 1 kHz



Fig. 7 Pinched hysteresis loop for the same excitation at a frequency of 1 kHz as in Fig. [5](#page-4-0)

power dissipation of the memristor emulator when subjected to such excitations, has been found to be 3.956 mW. Furthermore, the variation of memductance by varying  $i_{\text{bias}}$ is depicted in Fig. [10](#page-8-0) for different frequencies of operation. Thus, the  $G_M$  and the frequency range of operation of the proposed memristor emulator can be tuned by the bias current.



Fig. 8 Frequency depended hysteresis loop for excitations having an amplitude of 30 µA and frequency varying from 800 Hz to 10 kHz

Table 3 Tunable nature of the proposed memristor emulator

$i_{\rm B}$ (A)	C(F)	$f_{\min}$ (Hz)	$f_{\text{max}}$ (Hz)
$50 \mu$	10 <sub>n</sub>	800	10K
$50 \mu$	2.5 <sub>n</sub>	4.5 K	14 K
$50 \mu$	1 n	13.4 K	$20.3\text{ K}$
$55 \mu$	750p	22.7 K	31 K
$55 \mu$	250p	36 K	42 K
$60 \mu$	25p	48 K	53 K



Fig. 9 Transient response of the memductance offered by proposed emulator for excitation of amplitude 30 µA and frequency 50 kHz

<span id="page-8-0"></span>

Fig. 10 The tunable nature of memductance offered by the proposed emulator circuit at  $f = 800$  Hz, 1 kHz, 5 kHz, 10 kHz

## 4.3 Experimental results of proposed memristor emulator

This section presents the observations obtained from the experimental realization of the proposed memristor emulator circuit. The proposed VDTA based memristor emulator as in Fig. [3](#page-4-0) has been implemented on breadboard using two commercially available LM13700 ICs, an analog multiplier AD633 IC, one capacitor  $(C)$  of 100 nF, two resistors of values 500  $\Omega$  ( $R_s$ ), 5 k $\Omega$  ( $R_M$ ), along with a DC supply source of  $\pm$  10 V and bias current of 1.35 mA. A single LM13700 IC is composed of two current controlled transconductance amplifiers. Therefore a single VDTA building block can be easily realized by utilizing one LM13700 IC [[24,](#page-11-0) [25\]](#page-11-0).

The two LM13700 ICs are used as there are two VDTA elements in the proposed circuit (Fig. [3\)](#page-4-0) and they are connected via the analog multiplier, which is implemented by AD633 IC. The experimental setup is shown in Fig. 11, which illustrates the characteristic hysteresis loop obtained from the realized emulator circuit. Figure 12 illustrates typical pinched hysteresis loop and Fig. 13 shows the transient input voltage and current characteristics for an input waveform of amplitude 500 mV at a frequency of 1.46 kHz.

The voltage-current curves gradually become narrower as the operating frequency is increased. For this reason, the behavior of the proposed emulator is analyzed at 2 kHz, 3.6 kHz, 4.3 kHz and 5.5 kHz frequency regions, as depicted in Fig. [14.](#page-9-0) The governing expression ([25\)](#page-5-0) can



Fig. 11 Experimental setup consisting of the circuital realization of the proposed emulator on a breadboard, depicting the characteristic pinched hysteresis loop of a memristor obtained on a CRO



Fig. 12 Pinched Hysteresis loop of experimentally realized proposed memristor emulator circuit observed on CRO



Fig. 13 Transient input voltage and current wave forms of experimentally realized proposed memristor emulator circuit observed on CRO

objectively explain this phenomenon; with increasing operating frequency, the linear time-variant portion of ([25\)](#page-5-0) decreases, thus the memristor emulator approaches linear characteristics at higher frequency regions. The experimental results presented here, suggests the memrisitve characteristics of the proposed VDTA based emulator

<span id="page-9-0"></span>

Fig. 14 Voltage-current hysteresis relationships for operating frequency of a 2 kHz, b 3.6 kHz, c 4.3 kHz and d 5.5 kHz

circuit with variation in operating frequency. The simulation and exhaustive theoretical analyses along with the observations made in the experimental analyses reveals the feasibility of memristive behavior of the proposed emulator circuit in a packaged integrated MOS realization.

#### 4.4 Reliability of proposed memristor emulator

Memristors exhibit unique nonvolatile memory characteristics, however they are profoundly impacted by variability, especially at highly scaled technology nodes [\[26](#page-11-0), [27](#page-11-0)]. This has a profound impact on their operation especially at highly scaled technology nodes. With the current trends in aggressive scaling in order to keep up with the projections of Moore's Law, it is important for memristive systems to retain their functionality even when subjected to extreme variations in device parameters. Keeping in view the importance to mitigate the impact of device variability, a study has been conducted to analyze the robustness of the proposed VDTA-based memristor emulator design.

The robustness of the proposed emulator has been assessed by subjecting the design to process variability. Due to the continued miniaturization of the MOS devices, process variation has a significant impact on performance of the circuit. Random variations in the wafer fabrication process, which include both intra-die and inter-die factors [\[28](#page-11-0)]; are responsible for variability in VLSI devices. Thus, the variation of any parameter x is,

$$
\sigma_x = \sigma_{x, intra-die}^2 + \sigma_{x, inter-die}^2.
$$
\n(32)

Process sensitive MOS device parameters like the doping concentration  $N_{\text{CH}}$ , channel length L, gate oxide thickness  $t_{ox}$ , channel width W, and etc. are major contributors to process variability. Further, at highly scaled deep-submicron technology nodes, oxide thickness variations  $(OTV)$ , metal-gate work-function fluctuation (WKF), random dopant fluctuation (RDF), line-edge and line-width roughness (LER, LWR) are sources of intrinsic variability [\[29](#page-11-0)]. To model such fluctuations the device parameters like L, W,  $t_{\text{ox}}$  are considered to have independent Gaussian distributions with  $3\sigma$  variations of  $\pm 10\%$  as projected by the guidelines of the International Technology Roadmap for Semiconductor Industry (ITRS) [[30\]](#page-11-0). The influence of the aforementioned device parameters has a correlated impact on the threshold voltage  $V_t$  of the MOS device, hence due to the statistical interdependence of the fluctuating components the total variation in  $V_t$  can be estimated by [[29\]](#page-11-0),

$$
\left(\sigma V_{t, total}\right)^2 \approx \left(\sigma V_{t, RDF}\right)^2 + \left(\sigma V_{t, WKF}\right)^2 + \left(\sigma V_{t, PV}\right)^2,\tag{33}
$$

where  $\sigma V_{t, total}$  is the total fluctuation in  $V_t$ ,  $\sigma V_{t,RDF}$  is the fluctuation due to RDF,  $\sigma V_{t,PV}$  and  $\sigma V_{tWKF}$  are the fluctuation components due to process variation- induced fluctuation in  $V_t$  and work-function respectively.

Hence, the overall impact of process variations resulting in device parameter fluctuations can be approximated by

<span id="page-10-0"></span>applying Gaussian distribution with  $3\sigma$  variations of  $\pm$ 10% only on the device threshold voltage  $V_t$  [[31\]](#page-11-0).

Monte Carlo simulation of 5000 iterations was carried out by applying Gaussian distribution to  $V_t$  and the memductance  $(G_M)$  of the proposed memristor emulator was estimated. The overall impact of such variations can be estimated by Pelgrom's Law [[32\]](#page-11-0) related to the current factor  $(\beta)$ ,

$$
\frac{\sigma^2(\beta)}{\beta} = \frac{\sigma^2(L)}{L} + \frac{\sigma^2(W)}{W} + \frac{\sigma^2(C_{ox})}{C_{ox}} + \frac{\sigma^2(\mu_n)}{\mu_n}.
$$
 (34)

At deep-submicron CMOS technologies, the carrier mobility  $(\mu_n)$  saturates above the critical electric field  $(E_c)$ and very miniscule impact on the variation of  $\beta$ . Further, according to Pelgrom's Law [[32\]](#page-11-0), the variance in any parameter  $P(\Delta P)$  can be determined as,

$$
\sigma^2(\Delta P) = \frac{A_P^2}{WL} + S_P^2 \cdot D_x^2,\tag{35}
$$

where  $D_x$  is the separation between the matched devices and the area and spacing proportionality constants for P are represented as  $A_P$  and  $S_P$  respectively. From (35), the generalized expressions for variation in  $G_M$  may be modeled as,

$$
\sigma^2(G_M) = \sum_i \left(\frac{\partial G_M}{\partial x_i}\right) \cdot \sigma_{x_i}^2,\tag{36}
$$

where  $\sigma_{x_i}$  is standard deviation of the device parameter  $x$  for the *i*th device.

The yield distribution for the meductance  $G_M$  has been illustrated in Fig. 15. It is observed from Fig. 15 that there is a standard deviation ( $\sigma$ ) of 97.079  $\mu$ <sup>U</sup> around the mean ( $\mu$ ) 1.11624 m*U*, resulting in variability ( $\sigma/\mu$ ) of 0.08697.



Fig. 15 Yield distribution for the memductance of the proposed emulator circuit for a Monte Carlo simulation of 5000 iterations

A limited spread in memductance value of the emulator

circuit translates into a narrow spread in other design metrics of the memristor emulator, thereby validating the proposed design to be variation aware.

## 5 Conclusion

A novel memristor emulator circuit utilizing VDTA as active building elements is presented. The proposed emulator circuit consists of one grounded capacitor, two grounded resistors, one four quadrant analog multiplier, and two VDTAs. The circuit presented offers a simple circuit-topology, with fully integrated configuration, low power consumption, and tunable capability by which the characteristics of the emulated memristor can be varied electronically. The mathematical model for the proposed memristor emulator has been established in order to explain the characteristics and novel features of the circuit. Thorough analyses have been performed at CMOS 45 nm technology node using Virtuoso Analog Design Environment of Cadence, whose findings reported in this paper, reveal that the proposed emulator circuit is robust and variation-resilient to fluctuations in process parameters at deep-submicron technology nodes.

### References

- 1. Chua, L. O. (1971). Memristor—the missing circuit element. IEEE Transactions on Circuit Theory, 18(5), 507–519.
- 2. Strukov, D. B., Snider, G. S., Stewart, D. R., & Williams, R. S. (2008). The missing memristor found. Nature, 453, 80–83.
- 3. Alibart, F., Gao, L., Hoskins, B. D., & Strukov, D. B. (2012). High precision tuning of state for memristive devices by adaptable variation-tolerant algorithm. Nanotechnology, 23, 075201.
- 4. Alibart, F., Pleutin, S., Guérin, D., Novembre, C., Lenfant, S., Lmimouni, K., et al. (2010). An organic nanoparticle transistor behaving as a biological spiking synapse. Advanced Functional Materials, 20(2), 330–337.
- 5. Agnus, G., Zhao, W., Derycke, V., Filoramo, A., Lhuillier, Y., Lenfant, S., et al. (2010). Two-terminal carbon nanotube programmable devices for adaptive architectures. Advanced Materials, 22(6), 702–706.
- 6. Yu, D. S., Liang, Y., Chen, H., & Lu, H. H. C. (2013). Design of a practical memcapacitor emulator without grounded restriction. IEEE Transactions on Circuits and Systems II, 60(4), 207–211.
- 7. Alharbi, A. G., Fouda, M. E., Khalifa, Z. J., & Chowdhury, M. H. (2017). Electrical nonlinearity emulation technique for currentcontrolled memristive devices. IEEE Access, 5, 5399–5409.
- 8. Elwakil, A. S., Fouda, M. E., & Radwan, A. G. (2013). A simple model of double-loop hysteresis behavior in memristive elements. IEEE Transaction on Circuits Systems II, Express Briefs, 60(8), 487–491.
- 9. Kim, H., Sah, M. P., Yang, C., Cho, S., & Chua, L. O. (2012). Memristor emulator for memristor circuit applications. IEEE Transactions on Circuits System I, Regular Papers, 59(10), 2422–2431.
- <span id="page-11-0"></span>10. Petrovic, P. B. (2018). Floating incremental/decremental fluxcontrolled memristor emulator circuit based on single VDTA. Analog Integrated Circuits and Signal Processing, 96(3), 417–433.
- 11. Sánchez-López, C., Mendoza-López, J., Carrasco-Aguilar, M. A., & Mun˜iz-Montero, C. (2014). A floating analog memristor emulator circuit. IEEE Transactions on Circuits Systems II Express Briefs, 61(5), 309–313.
- 12. Sánchez-López, C., Carrasco-Aguilar, M. A., & Muñiz-Montero, C. (2015). A 16 Hz–160 kHz memristor emulator circuit. AEU International Journal of Electronics and Communications, 69(9), 1208–1219.
- 13. Cam, Z. G., & Sedef, H. (2017). A new floating memristance simulator circuit based on second generation current conveyor. Journal of Circuits, Systems and Computers, 26(2), 1–15.
- 14. Ranjan, R. K., Rani, N., Pal, R., Paul, S. K., & Kanyal, G. (2017). Single CCTA based high frequency floating and grounded type of incremental/decremental memristor emulator and its application. Microelectronics Journal, 60, 119–128.
- 15. Sánchez-López, C., & Aguila-Cuapio, L. E. (2017). A 860 kHz grounded memristor emulator circuit. AEU-International Journal of Electronics and Communications, 73, 23–33.
- 16. Yunus, B., Abdullah, Y., & Firat, K. (2017). Memristor emulator with tunable characteristic and its experimental results. AEU-International Journal of Electronics and Communications, 81, 99–104.
- 17. Sozen, H., & Cam, U. (2016). Electronically tunable memristor emulator circuit. Analog Integrated Circuits and Signal Processing, 89(3), 655–663.
- 18. Babacan, Y., & Kaçar, F. (2017). Floating memristor emulator with subthreshold region. Analog Integrated Circuits and Signal Processing, 90(2), 471–475.
- 19. Biolek, D., Senani, R., Biolkova, V., & Kolka, Z. (2008). Active elements for analog signal processing: Classification, review, and new proposals. Radioengineering, 17(4), 15–32.
- 20. Mehra, R., Kumar, V., & Islam, A. (2018). Reliable and Q-enhanced floating active inductors and their application in RF bandpass filters. IEEE Access, 6, 48181–48194.
- 21. Kumar, V., Mehra, R., & Islam, A. (2017). A CMOS active inductor based digital and analog dual tuned voltage-controlled oscillator. Microsystem Technologies, 25, 1–13.
- 22. Yesil, A., Kacar, F., & Kuntman, H. (2011). New simple CMOS realization of voltage differencing transconductance amplifier and its RF filter application. Radioengineering, 20(3), 632–637.
- 23. Gilbert, B. (1968). A precise four-quadrant multiplier with subnanosecond response. IEEE Journal of Solid-State Circuits, 3(4), 365–373.
- 24. Yeşil, A., Babacan, Y., & Kaçar, F. (2019). Design and experimental evolution of memristor with only one VDTA and one capacitor. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 38(6), 1123–1132.
- 25. Kumar, P., Pandey, N., & Paul, S. K. (2017). Operational simulation of LC ladder filter using VDTA. Active and Passive Electronic Components, 17, 1836727.
- 26. Querlioz, D., Bichler, O., Dollfus, P., & Gamrat, C. (2013). Immunity to device variations in spiking neural networks using memristive nanodevices. IEEE Transactions on Nanotechnology, 12(3), 288–295.
- 27. Snider, G. S. (2008). Spike-timing-dependent learning in memristive nanodevices. In IEEE international symposium on nanoscale architectures. Anaheim (pp. 85–92).
- 28. Saha, S. K. (2014). Compact MOSFET modeling for process variability-aware VLSI circuit design. IEEE Access, 2, 104–115.
- 29. Li, Y., Hwang, C.-H., Li, T.-Y., & Han, M.-H. (2010). Processvariation effect, metal-gate work-function fluctuation, and

random-dopant fluctuation in emerging CMOS technologies. IEEE Transactions on Electron Devices, 57(2), 437–447.

- 30. Semiconductor Industry Association. (2009). International technology roadmap for semiconductors. Retrieved January 15, 2018, from [http://www.itrs2.net/itrs-reports.html.](http://www.itrs2.net/itrs-reports.html)
- 31. Pal, I., & Islam, A. (2018). Circuit-level technique to design variation- and noise-aware reliable dynamic logic gates. IEEE Transactions on Device and Materials Reliability, 18(2), 224–239.
- 32. Pelgrom, M. J. M., Duinmaijer, A. C. J., & Welbers, A. P. G. (1989). Matching properties of MOS transistors. IEEE Journal of Solid-State Circuits, 24(5), 1433–1439.

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.



Indrajit Pal has recently completed his B.E. degree in electronics and communication engineering from the Birla Institute of Technology, Mesra, Ranchi, India. His research interests include low-power, low-voltage analog and digital integrated circuit design, circuital approaches to limit the impact of process, voltage, and temperature variations on circuit performance, variation aware circuit designing to improve reliability in nanoscale regime

and design of ultralow power nanoscale circuits for portable/energyharvesting applications. Mr. Pal was a recipient of the Jagadis Bose National Science Talent Search Scholarship Award in 2013.



Vikash Kumar (S'15, M17) received the B.Tech. degree in Electronics and Telecommunication Engineering from IACR engineering college, Rayagada, India in 2008 and M. Tech. degree in Microelectronics engineering from Manipal Institute of Technology, Manipal, Karnataka India in 2012. He has submitted his Ph.D. thesis in Electronics and Communication engineering to Birla Institute of Technology, Mesra, Ranchi, India. From 2011 to 2012, he

was an intern with Honeywell Technology Solutions Lab, Bangalore where he worked on the design and verification of SPI bus protocol. In summer 2012, he joined Saankhya Labs, Bangalore as Member Technical Staff where he worked on the design and verification of I2C & AXI/AMBA based SoCs. He has authored or co-authored more than 31 research papers, out of which 12 are in journals [6 in SCI (2 in IEEE, 1 in Wiley, 1 in Elsevier, 1 in Taylor & Francis and 2 in Springer), 1 in ESCI, 4 in SCOPUS], 15 in conferences and 4 in books as chapter. His research activity is centred on the Energy harvesting circuits and CMOS Analog and RFIC designs such as Filters, Oscillators, etc. Mr. Kumar was a recipient of the prestigious UGC-NET Junior Research Fellow Scholarship award in 2013. He has recently joint the ECE department of Presidency University, Bangalore, India as an Assistant Professor.





Nilay Aishwarya is currently pursuing the B.E. degree in electronics and communication engineering from the Birla Institute of Technology, Mesra, Ranchi, India and is in the final semester of his B. E. Degree. His research interests include VLSI/CAD design for classical CMOS, non-classical CMOS and non-CMOS (non-Silicon) technologies, which includes low-power, low-voltage analog and digital integrated circuit design.

Abhijeet Nayak is currently pursuing the B.E. degree in electronics and communication engineering from the Birla Institute of Technology, Mesra, Ranchi, India and is in the final semester of his B. E. Degree. His research interests include VLSI/CAD design for classical CMOS, non-classical CMOS and non-CMOS (non-Silicon) technologies, which includes low-power, low-voltage analog and digital integrated circuit design. He was a research intern

Aminul Islam (M'10, SM'15) received the B.Tech. degree in computer engineering from the Institution of Engineers (India), Kolkata, India, in 2001, M. Tech. degree in electronics and communication engineering from the Birla Institute of Technology (BIT), Mesra, Ranchi, India, in 2006 and Ph.D. degree in Electronics Engineering from the Electronics Engineering Department of Aligarh Muslim University, Aligarh, India, in 2013. Until November

at Illinois Institute of Technology in summer 2018 and is currently an intern at Synopsys.



2006, he was with Indian Air Force. Since November 2006, he has

been in the Department of Electronics and Communication Engineering, BIT, where he is currently an Assistant Professor. Broad research area is VLSI, Microelectronics, nanoelectronics and spintronics covering a wide spectrum of memory, digital, analog, RF and mixed-signal circuit design. Research interests include VLSI Design/ CAD for nanoscale silicon and non-silicon technologies [which center around the emerging nanoelectronics and spintronics devices like HEMT (high electron mobility transistor), SiC U-MOSFET, SiC V-MOSFET, VDMOSFET, FinFET, CNFET (Carbon Nanotube Field Effect Transistor), STT (spin-transfer torque)-based MTJ (magnetic tunnel junction) and memristor], SET (Single Electron Transistor), Multivalued Logic, SRAM (Static Random Access Memory), RRAM (resistive random access memory), PCRAM (Phase Change Random Access Memory), STT-MTJ based MRAM (magnetic random access memory), power- and variability-aware design, RF device and circuit modeling, design of ultralow-power nanoscale circuits for portable/ wearable/energy-harvesting applications. He has authored/co-authored more than 246 publications on refereed journals (95), conferences (132) and chapters in Springer book (19) including 14 research papers in IEEE transactions. Dr. Islam was a recipient of the National Scholarship (Govt. of India) for 3 years during study in high school in 1983. He received Distinguished Alumni Award from IEI Alumni Association, at The Institution of Engineers (India), West Bengal State Centre on 17th December 2017 and the best paper award seven times in International conferences.