

# Dual-time resolution time-based transceiver for low-power serial interfaces

Mostafa Rashdan<sup>1</sup>

Received: 26 August 2015 / Revised: 4 April 2017 / Accepted: 13 April 2017 / Published online: 20 April 2017 - Springer Science+Business Media New York 2017

Abstract A dual-time resolution differential-time signaling (DTR-DTS) architecture is proposed in this paper. The number of transmitted bits per symbol in a time-based serial link can be increased by using dual-time resolution pulse-position modulation at the transmitter side instead of using the conventional pulse-position modulation without significantly affecting the transmitted signal bandwidth. Using the proposed architecture, the receiver design is simplified by using time-to-digital converter (TDC) circuits with less number of bits compared to the differential-time signaling (DTS) architecture for the same link rate. The design details are presented in this paper. A simulated 8-bit 12 Gb/s DR-DTS link has been designed in 65 nm mixed signal CMOS process using Cadence tools. Four TDC circuits, 2-bits each, have been used to recover the 8-bits from the received signal. The simulated DTR-DTS link consumes 3.6 mW without the driver circuit.

Keywords Time-based - Interface - Dual-time resolution - PPM - Serial link

# 1 Introduction

With the increase demand of high capacity data transmission, the demand for high-speed serial links becomes more than the parallel links. Serial links reduces number of traces/cables, cost, power dissipation and area on chip compared to parallel links. Channel and link circuitry

& Mostafa Rashdan mabdelha@aswu.edu.eg bandwidth is limiting the increase of the link rate. The circuitry bandwidth is improving with technology scaling, however the channel bandwidth does not improve.

Serializer/Deserializer (SerDes) architectures are commonly used in the market as serial links  $[1-3]$ . An accurate and high frequency input clock signal is required at the transmitted side to serialize the parallel input data in order to generate the transmitted signal. As a result, the transmitted signal bandwidth becomes much higher than other serial links. Very sophisticated equalization techniques [[4\]](#page-8-0) are used at the receiver side in order to compensate for the channel attenuation and reflection. Several pulse-amplitude modulation (PAM) techniques are presented [\[5–7](#page-8-0)] in order to serialize a certain number of input bits into one transmitted signal and occupy small bandwidth compared to SerDes architectures. In PAM links, the number of transmitted bits per symbol cannot be easily increased because of reduced voltage resolution with technology scaling. A pulse-amplitude modulation and pulse-width modulation has been combined and presented [[8](#page-8-0)] in order to increase number of transmitted bits per symbol by using two different types of modulations to the input clock signals. PAM, pulse-width modulation (PWM) and PAWM requires the input clock signals to be transmitted along with the modulated signal in order to be used in the recovery process.

In [[9\]](#page-8-0), the authors presented the differential-time-signaling (DTS) architecture. In such architecture, the input clock signal edges are modulated independently in order to increase the number of transmitted bits per symbol. A reference clock pulse is embedded in the transmitted signal in order to be used as a reference edge for the receiver circuit to avoid transmitting the clock on a separate channel. The DTS architecture reduces the transmitted signal bandwidth compared to other serial links such as SerDes

<sup>1</sup> Electrical Engineering Department, Faculty of Energy Engineering, Aswan University, Aswan, Egypt

<span id="page-1-0"></span>architecture for the same link rate as well as uses much lower input clock signal frequency [\[9](#page-8-0)]. At the receiver side, the transmitted bits are recovered using time-to-digital (TDC) converter circuits. Increasing the number of transmitted bits using the proposed architecture in [[9\]](#page-8-0), increases the required number of bits of the TDC circuit used by the receiver circuit. High number of bits TDC circuit is very hard to design. Delay line-based flash TDCs operating at high frequency do not support high bit resolution [\[10](#page-8-0)], which does not allow increasing the serial link rate.

In this work, a dual-time resolution DTS architecture is presented. The design of the proposed DTR-DTS transmitter circuit is based on the dual-time resolution pulseposition modulator (DTR-PPM), which was presented by the authors in [\[11](#page-8-0)]. The transmitter side of the proposed architecture uses two DTR-PPM, which was presented in [\[11](#page-8-0)] in order to dual modulate both the rising and the falling edges of the input clock signal.

Since designing high number of bits TDC circuits is challenging, while the design of low number of bits TDC circuits is much easier and simpler, using the dual-time resolution modulation in time-based serial link architecture design allows using multiple TDC circuits with low number of bits at the receiver side instead of using one TDC circuit with high number of bits. As a result, using DTR-PPM allows more bits to be transmitted while simplifies the receiver circuit design and slightly affects the transmitted signal bandwidth. Using the proposed architecture allows increasing the total number of transmitted bits while simplifying the receiver design or in other words the TDC design.

### 2 System architecture

## 2.1 Transmitter side

### 2.1.1 DTR-DTS architecture

The transmitter circuit block diagram for the proposed DTR-DTS serial link is shown in Fig. 1. It is similar to the block diagram of the DTS architecture [[9\]](#page-8-0) except using a



Fig. 1 The block diagram of the DTR-DTS transmitter circuit Fig. 2 The timing diagram of the DTR-DTS transmitted signal

DTR-PPM rather than using a conventional PPM circuit in order to increase the number of transmitted bits per symbol. As shown in Fig. 1, the transmitter circuit uses two DTR-PPM. Assuming four sets of input bits  $(A_0, A_1,..., A_n)$ A<sub>N1</sub>), (B<sub>0</sub>, B<sub>1</sub>,..., B<sub>N2</sub>), (C<sub>0</sub>, C<sub>1</sub>,..., C<sub>N3</sub>) and (D<sub>0</sub>, D<sub>1</sub>,...,  $D_{N4}$ ), the first DTR-PPM modulates the positive edge of the input clock signal according to the  $(N1 + N2)$  number of bits. The second DTR-PPM modulates the negative edge of the input clock signal according to the  $(N3 + N4)$ number of bits. The outputs of the DTR-PPM circuits are then combined to generate the data signal. A reference clock signal is generated and embedded in the transmitted signal, as shown in Fig. 2, to be used as a reference edge at the receiver side.

The block diagram of the DTR-PPM is shown in Fig. [3](#page-2-0) [\[7](#page-8-0)]. The upper part represents the low-time resolution pulse-position modulator (LTR-PPM) while the lower part is the high-time resolution pulse-position modulator (HTR-PPM). The circuit uses dual resolution, which are  $T_1$  and  $\Delta T$ , where T<sub>1</sub> is the low time resolution and  $\Delta T$  is the high time resolution. The HTR-PPM circuit uses a tunable delay element as proposed in [[12\]](#page-8-0), in order to achieve a differential delay value of  $\Delta T$ . The tunable delay element circuit diagram is shown in Fig. [4](#page-2-0). The DC voltages Vgp and Vgn are used to control the rising and falling time of the positive and negative edges of the input signal.

The signal combination circuit is a D-type flip-flop with the D-input is connected to Vcc, the clock input is connected to the output of the upper DTR-PPM as shown in Fig. 1 and the reset is connected to the lower DTR-PPM. The output stage is a driver stage that drives as well as matches the transmitter output to the channel input impedance. Figure [5](#page-2-0) shows the circuit diagram of the 5-stages CML driver that has been used in the DTR-DTS link design.

## 2.1.2 Transmitted signal

As shown in Fig. 1, the transmitter circuit modulates an N total number of bits, which equals to  $N1 + N2 + N3 + N4$ .  $N1 + N2$  bits modulate the positive edge of the input clock signal and  $N3 + N4$  bits modulate the negative edge of the input clock signal. According to Fig. 1, The input bits  $(A_0, A_1, \ldots, A_{N1})$ modulate the positive edge of the input clock signal using



<span id="page-2-0"></span>

Fig. 3 The circuit diagram of the dual-time resolution PPM (DTR-PPM) circuit



Fig. 4 The circuit diagram of the tunable delay element



 $T_1$  as time resolution while the input bits  $(B_0, B_1, \ldots, B_{N2})$ modulate the LTR-PPM output signal using  $\Delta T$  as time resolution. Similarly, the input bits  $(C_0, C_1, \ldots, C_{N3})$  modulate the negative edge of the input clock signal using  $T_1$  as time resolution while the input bits  $(D_0, D_1, \ldots, D_{N4})$ modulate the LTR-PPM output signal using  $\Delta T$  as time resolution.

The delay time assigned to the positive edge of the input clock signal caused by the LTR-PPM circuit according to the input bits pattern is shown in Table 1.

From Table 1, the total delay assigned to the positive edge of the input clock signal caused by the A's input bits can be obtained from Eq. (1).

$$
T_{A-Total} = T_{M1} + T_1 * \sum_{i=0}^{N1-1} A_i * 2^i
$$
 (1)

where  $T_{M1}$  is the total static delay caused by the multiplexer circuits.

As a result, the total delay assigned to the positive edge of the input clock signal caused by the A's and B's input bits can be obtained from Eq. (2).

$$
T_{pos-Total} = T_{M1} + T_{M2} + T_1 \sum_{i=0}^{N1-1} 2^{i} A_i + \Delta T * \sum_{i=0}^{N2-1} 2^{i} B_i
$$
\n(2)

where  $T_{\text{M1}}$  and  $T_{\text{M2}}$  are the static delay caused by the LTR-PPM and HTR-PPM circuits respectively.

The total delay assigned to the negative edge of the input clock signal caused by the C's and D's input bits can be obtained in the same way from Eq. (3).

$$
T_{neg-Total} = T_{M1} + T_{M2} + T_1 \sum_{i=0}^{N3-1} 2^i C_i + \Delta T \sum_{i=0}^{N4-1} 2^i D_i \quad (3)
$$

Figure [6,](#page-3-0) presents the eye diagram of the signals indicated in Figs. [1](#page-1-0) and 3, the Figure shows the transmitted signal generation. Figure  $6(a)$  $6(a)$  shows the input clock to the transmitter circuit with a time period T and approximate 50% duty cycle, and Fig. [6\(](#page-3-0)b) indicates the eye diagram of the LTR-PPM output signal showing the low-time resolution  $T_1$ . Figure [6](#page-3-0)(c) represents the eye diagram of the upper DTR-PPM output signal, indicating the dual-time-modulation of the positive edge of the input clock signal and Fig. [6](#page-3-0)(d) indicates the eye diagram of the lower DTR-PPM output signal, showing the dual-time-modulation of the negative edge of the input clock signal. Figure  $6(e)$  $6(e)$  shows the eye diagram of the data signal, which is generated from

Fig. 5 The circuit diagram of the 5-stages CML driver Table 1 The total delay assigned to the positive edge of the input clock signal caused by the LTR-PPM with all possible input patterns

			$A_0$ $A_1$ – $A_{N1-2}$ $A_{N1-1}$ The assigned delay value
	$0 \quad 0 \quad - \quad 0 \quad 0$		$T_{\rm M1}$
$1 \quad 0 \quad - \quad 0$	$\sim$ 0		$T_{M1} + T_1$
$0 \t1 - 0$		$\sim 0$	$T_{M1} + 2T_1$
$1 \quad 1 \quad - \quad 0$	$\sim$ 0		$T_{\rm M1}$ + $T_1$ + $2T_1$
			1 1 - 1 1 $T_{M1} + T_1 + 2T_1 + \cdots + 2^{(N1-1)}T_1$

<span id="page-3-0"></span>

Fig. 6 The eye diagram of signals shown in Figs. [1](#page-1-0) and [3.](#page-2-0) a The eye diagram of the input clock signal, b the eye diagram of the low-timeresolution PPM (LTR-PPM) output signal, c the eye diagram of dualtime-resolution PPM (DTR-PPM) output of the positive edge of the clock signal, d the eye diagram of DTR-PPM output of the negative edge of the clock signal, e the eye diagram of the data signal, f the eye diagram of the DTR-DTS output signal

the main clock signal showing both edges modulated independently. Figure  $6(f)$  represents the eye diagram of the DTR-DTS transmitted signal after embedding the reference clock pulse signal in the transmitted signal.

## 2.1.3 Design steps

Τp

In order to design a DTR-DTS link for a certain number of input bits, the time spacing values, which are shown in

T<sub>D</sub>

 $\triangle$ 

 $T_B$ 

 $T_M$ 

 $T_A$ 

 $\mathsf{T}$ 

 $T_M$ 

Fig. 7, has to be assigned. From Fig. 7, Eq. (4) can be obtained.

$$
T = T_P + T_D + 2T_M + 2T_B \tag{4}
$$

In order to simplify the design,  $T_{P}$ ,  $T_{D}$  and  $T_{M}$  can be chosen to be equal to a certain value  $T_F$ . In this case Eq. (4) can be written as:

$$
T = 4T_F + 2T_B \tag{5}
$$

 $T_F$  represents the minimum pulse width in the transmitted signal. It should be noticed that  $T_F$  should be big enough for the pulse to propagate through the transmitter circuits. Knowing the clock period, it is recommended to choose the value of  $T_F$  first and obtain the value of  $T_B$ , which will be used to obtain the dual resolutions of the link as indicated in Eq. (6).

$$
T_B = T1(2^{N1} - 1) + \Delta T(2^{N2} - 1) \tag{6}
$$

The high resolution value  $\Delta T$  should be chosen carefully according to the capability of the TDC circuit, which is used at the receiver side, to recognize any two consecutive edges as different codes. From Eq. (6), the designer can choose the value of  $T_1$  and calculate  $T_B$  or vice versa.

# 2.2 Receiver side

## 2.2.1 The receiver circuit

The receiver circuit block diagram is shown in Fig. 8. The received signal is detected and amplified by the comparator circuit, which is shown in Fig. [9](#page-4-0). The comparator circuit is followed by a separation circuit, which separates the reference clock pulse signal and the data pulse signal from the received signal. The circuit diagram of the separation



Fig. 7 The circuit diagram of the DRPPM circuit Fig. 8 The circuit diagram of the DTR-PPM receiver circuit

<span id="page-4-0"></span>

Fig. 9 The circuit diagram of the comarator circuit



Fig. 10 The circuit diagram of the separation circuit

circuit is shown in Fig. 10. It consists of two JK-flip flops with their J and K inputs connected to Vcc.

Figure 11 shows the eye diagram of the signals indicated on Fig.  $10$ . Figure  $11(a)$  shows the eye diagram of



Fig. 11 The eye diagram of the signals shown in Fig. 10. a The eye diagram of comparator differential output signal, b the eye diagram of the output of the *upper* flip-flop shown in Fig.  $10$ , c the eye diagram of the inverted ouput of the *upper* flip-flop shown in Fig.  $10$ , **d** the eye diagram of the inverted output of the lower flip-flop shown in Fig. 10

the differential output signal of the comparator circuit. Figure 11(b), (c) indicate eye diagram of the output signals of the upper and lower flip-flops. Figure  $11(d)$  represents the eye diagram of the reference clock pulse signal.

After separating the clock signal and the data signals from the received signal, the TDC stage is used to convert the time difference between the positive edge of the clock pulse signal and the positive edge of the data pulse signal into a binary code corresponding to the transmitted bits  $(A_0, A_1,..., A_{N1}, B_0, B_1,..., B_{N2})$ . The TDC stage also converts the time difference between the positive edge of the clock pulse signal and the negative edge of the data pulse signal into a binary code corresponding to the transmitted bits  $(C_0, C_1, \ldots, C_{N3}, D_0, D_1, \ldots, D_{N4})$  as will be shown in the following sub-section.

## 2.2.2 TDC stage

The two-step TDC approach such as in [\[13](#page-8-0)] has been used in the proposed receiver circuit. As shown in Fig. [8](#page-3-0), the conversion is done in two steps or stages. The first stage demodulates the low-time resolution bits  $(A_0, A_1, \ldots, A_{N1})$ and  $(C_0, C_1, \ldots, C_{N3})$  and the second stage demodulates the high-time resolution bits  $(B1, ..., B_N)$  and  $(D1, ..., D_M)$ .

The low-time resolution TDC (LTR-TDC) is shown in Fig. 12. The circuit is based on Vernier delay line TDC. The input clock signal and the input data signal are obtained from the signal separation circuit as shown in Fig. 10. One output clock signal is selected from the output clock signals (Clk-1, Clk-2,..., Clk- $2^{N1}$ ) in order to be used by the high-time resolution TDC (HTR-TDC) as the input clock signal. The differential time between  $T_3$  and  $T_4$ equals to the low-time resolution  $T_1$ . Figure [13](#page-5-0) indicates the eye diagram of the signals shown in Fig. 12. Figure  $13(a)$  $13(a)$  shows the input clock signal and Fig.  $13(b)$  $13(b)$  indicates the eye diagram of the input data signal, which has dual time resolution. Figure  $13(c)$  $13(c)$  presents the output clock



Fig. 12 The circuit diagram of the low-time resolution TDC (LTR-TDC)

<span id="page-5-0"></span>

Fig. 13 The eye diagram of the signals shown in Fig. [12.](#page-4-0) a The eye diagram of reference clock signal. b The eye diagram of positive edge data pulse signal. c The eye diagram of output data clock signals indicated in Fig. [12](#page-4-0)

signals. The low-time resolution input bits can be recovered by the LTR-TDC circuit while the high-time resolution appears as a jitter to the LTR-TDC circuit.

The high-time resolution TDC (HTR-TDC) is shown in Fig. 14. The input data signal is obtained from the signal separation circuit as shown in Fig. [10](#page-4-0) while the input clock signal is obtained from the selector circuit as shown in Fig. [8](#page-3-0). The differential time between  $T_5$  and  $T_6$  is the hightime resolution  $\Delta T$ . Figure 15 shows the eye diagram of the input data signal and the input clock signal with different possible positive edge locations for the data signal. The Figure indicates that the selection of the input clock signal that is done by the selector circuit changes with the



Fig. 14 The block diagram of the high-resolution TDC (HTR-TDC)



Fig. 15 The eye diagram of the selected input clock signal and the data signal as indicated in Fig. 14 for different possible positive edge locations for the data signal

location of the positive edge of the data signal according to the low-time resolution. As indicated in Fig. 15, the HTR-TDC circuit is not affected by the low-time resolution of the data input signal since the selection of the input clock signal compensates for the low-time resolution modulation of the data signal. The high-time resolution input bits can be recovered by the HTR-TDC.

# 3 Simulation results

An example, 8-bit 12 Gb/s DTR-DTS link has been designed and simulated using Cadence tools in a 65 nm mixed signal CMOS process and using 1.5 GHz as an input clock signal. Four input bits are modulating the positive edge and other four bits are modulating the negative edge of the input clock signal. The number of modulated bits have been chosen as  $N1 = N2 = N3 = N4 = 2$ . The design values have been chosen as shown in Table 2. The transmitter is similar to the circuit shown in Fig. [1](#page-1-0).

From Table 2,  $T_D$  can then be calculated from Eq. [\(4](#page-3-0)) as  $T_D = 102.67$  ps.

Table 2 The chosen design values for the 12 GB/S DTR-DTS serial link

Parameter			1 M		
Chosen value in ps	666.67	100	130	30	



Fig. [1](#page-1-0)6 The simulated eye diagram of the signals shown in Fig. 1. a, **b** The eye diagram of the *upper and lower* DTR-PPM output signal shown in Fig. [1](#page-1-0), c the eye diagram of signal combination circuit output signal, d the eye diagram of pre-emphasis output signal

Figure 16(a) indicates the simulated eye diagram of the upper DTR-PPM output signal shown in Fig. [1.](#page-1-0) The Figure shows that the positive edge is double modulated and the negative edge is not modulated. Figure  $16(b)$  presents the eye diagram of the lower DTR-PPM output signal shown in Fig. [1.](#page-1-0) The Figure shows that the negative edge is double modulated and the positive edge has a fixed position for all input codes. Figure  $16(c)$  shows the signal combination circuit output signal after combining the two signals shown in Fig.  $16(c)$ , (b), which represents the data pulse signal. Figure 16(d) represents the eye diagram of transmitted signal at the driver output after combining the reference clock pulse signal with the data signal. The Figure indicates that each period consists of a reference

clock pulse that has a fixed position and a data pulse that has both edges modulated independently.

Figure 17 presents the receiver circuit of the designed link, which indicates that four TDC circuits with a resolution of 2-bits each are used to recover 8-bits from the received signal. On the other hand, 8-bits TDC circuit is required to recover 8-bits for the received signal in case of using single-time resolution modulation technique or the DTS architecture. Figure [18](#page-7-0) shows the eye diagram of the separation circuit output signals. Figure [18](#page-7-0)(a) presents the eye diagram of the output clock signal. The Figure indicated that the positive edge has a fixed position with all possible input codes, which is used as a reference edge in order to recover the transmitted bits. Figure [18\(](#page-7-0)b) shows the eye diagram of the positive edge data signal which is the inversion of the output clock signal. Figure  $18(c)$  $18(c)$  indicated the eye diagram of the negative edge data signal. The input data stored in the positive edge of the data pulse of the received signal  $(A_0, A_1, B_0, B_1)$  can be recovered by converting the time difference between the positive edge of the output clock signal shown in Fig.  $18(a)$  $18(a)$  and the positive edge of the positive edge data signal shown in Fig. [18](#page-7-0)(b) into a binary code. Similarly, the input data stored in the negative edge of the data pulse of the received signal  $(C_0, C_1, D_0, D_1)$  can be recovered by converting the time difference between the positive edge of the output clock signal shown in Fig.  $18(a)$  $18(a)$  and the positive edge of the negative edge data signal shown in Fig.  $18(c)$  $18(c)$  into a binary code.

Figure [19](#page-7-0) shows the eye diagram of the output clock signals (Clk-1, Clk-2, Clk-3, Clk-4), which are indicated in Fig. [12](#page-4-0). The time difference between the four clock signals compensates for the low-time resolution modulation in order to recover the high-time resolution modulation bits.

The HTR-PPM circuit has been excluded from the designed link in order to design 4-bit 6 Gb/s DTS link using single-time resolution modulation. The transmitted



Fig. 17 The circuit diagram of the receiver circuit of the 8-bit 12 Gb/ s DTR-PPM link

<span id="page-7-0"></span>

Fig. 18 The simulated eye diagram of the separation circuit output signals. a The eye diagram of clock signal at the separation circuit output, b the eye diagram of positive edge data signal, c the eye diagram of negative edge data signal



Fig. 19 The simulated eye diagram of the output clock signals that are used by the selector circuit

signal spectrum of the 6 Gb/s and the 12 Gb/s links has been compared. Figure 20 shows the DFT of the 12 Gb/s transmitted signal and Fig. 21 indicates the 6 Gb/s transmitted signal spectrum. From Figs. 20 and 21, it can be



Fig. 20 The simulated DFT of the 8-bits 12 Gb/s DTR-DTS transmitted signal



Fig. 21 The simulated DFT of the 4-bits 6 Gb/s DTR-DTS transmitted signal

noted that using the dual-time-modulation approach can double the link rate without significant effect on the bandwidth of the transmitted signal.

## 4 PVT variations

The delay line is considered as the main building block in time-based serial data link design. Process, voltage and temperature (PVT) variations affect the delay time value of each delay line. The PVT variations effect on a 100 ps delay line has been studied in 65 nm mixed signal CMOS technology. The temperature has been changed from 0 to  $120^{\circ}$ C. The simulation results indicate that the delay time value of the designed 100 ps delay line changes from 98 to 104 ps.

The voltage supply has been changed from 0.95 to 1.05 V, which represents  $\pm 5\%$  of the actual value in order to study the effect of the voltage supply variation on the value of the delay time of the designed delay line. The delay time of the designed 100 ps delay line changes from 106 to 92 ps when the voltage supply value changes from 0.95 to 1.05 V.

Monte-Carlo simulations have been carried out considering the mismatch between transistors in order to study the

<span id="page-8-0"></span>process variations on the delay time of the designed delay line. Twenty different simulations indicated that the maximum delay value was 114 ps and the minimum delay value was 84.5 ps with an average of 92 ps. From the above simulations, the process variation effect on the delay lines is higher than the temperature and voltage effect, however it is easy to fix since process variation effect is considered as a static error and not a dynamic error as the case of Voltage and temperature effects.

From the simulated results indicated in this section, a calibration technique is needed to fix the designed delay time of the delay lines used in the link design against PVT variations. A calibration technique which is suitable for time-based serial links has been presented by the author in [14] that can be used for the designed link in order to compensate for the effect of the PVT variations on delay lines.

# 5 Conclusion

A dual-resolution differential-time signaling (DTR-DTS) architecture has been presented in this paper using a dualtime resolution PPM circuit. Using the proposed architecture, the number of transmitted bits per symbol is increased while simplifying the receiver circuit design by reducing the required number of bits of the TDC circuit used by the receiver circuit. Applying the-dual-time modulation approach slightly affects the transmitted signal bandwidth. An example 65 nm CMOS 8-bit 12 Gb/s DTR-DTS link has been designed and simulated using 1.5 GHz as an input clock signal. Four TDC circuits with a resolution of 2-bits each have been used to recovered 8-bits from the received signal.

Acknowledgements This work was supported by the Electrical Engineering Department, University of Calgary.

#### **References**

- 1. Harwood, M., et al. (2012). A 225mW 28 Gb/s SerDes in 40 nm CMOS with 13 dB of analog equalization for 100GBASE-LR4 and optical transport lane 4.4 applications. In Proceeding of ISSCC digest of technical papers, San Francisco, CA, USA, (pp. 326–327).
- 2. Boecker, C., et al. (2014). A 8.125–15.625 Gb/s SerDes using sub-sampling ring-oscillator phase-locked loop. In Proceeding of IEEE custom integrated circuits conference (CICC), San Jose, CA, USA, (pp. 1–4).
- 3. Aziz, P., et al. (2014). 28 Gb/s 560mW multi-standard SerDes with single-stage analog front-end and 14-tap decision-feedback equalizer in 28 nm CMOS. In IEEE international solid-state circuits conference digest of technical papers (ISSCC), San Francisco, CA, USA, (pp. 38–39).
- 4. Nazari, M. H., & Emami-Neyestanak, A. (2012). A 15 Gb/s 0.5mW/Gbps two-tap DFE receiver with far-end crosstalk cancelation. IEEE Journal of Solid-State Circuits (JSSC), 47(10), 2420–2432.
- 5. Bongsub, S., et al. (2013). A 0.18-um CMOS 10-Gb/s dual-mode 10-PAM serial link transceiver. IEEE Transaction on Circuits and Systems I (TCAS I), 60(2), 457–468.
- 6. Schwager, L., et al. (2012). Design of CMOS 5 Gb/s 4-PAM transciever frontend for low-power memory interface. In International SoC design conference (ISOCC), Jeju Island, South Korea, (pp. 531–534).
- 7. Vijaya, S., & Pradip, M. (2010). A new power efficeint currentmode 4-PAM transmitter interface for off-chip interconnect. In IEEE Asia Pacific conference on circuits and systems (APCCAS), Kuala Lumpur, Malaysia, (pp. 959–962).
- 8. Ghederi, N., & Hadidi, K. (2009). A CMOS 3.2 Gb/s serial link transceiver, using PWM and PAM scheme. In European conference on circuit theory and design (ECCTD), Antalya, Turkey, (pp. 205–208).
- 9. Rashdan, M., Yousif, A., Haslett, J. W., & Maundy, B. (2013). Differential time-signaling data-link architecture. Journal of Signal Processing Systems (Springer), 70, 21–37.
- 10. Chung, Hayun, Ishikuro, Hiroki, & Kuroda, Tadahiro. (2012). A 10-Bit 80-MS/s decision-select successive approximation TDC in 65 nm CMOS. IEEE Journaal of Solid-State Circuits (JSSC), 47(5), 1232–1241.
- 11. Rashdan, M., & Haslett, J. (2015). Dual-time resolution pulseposition modulator for time-based serial communication links. International Journal of Electronics letters. doi[:10.1080/](http://dx.doi.org/10.1080/21681724.2015.1077526) [21681724.2015.1077526](http://dx.doi.org/10.1080/21681724.2015.1077526).
- 12. Townsend, K.A., Macpherson, A.R., Haslett, J. (2010). A fineresolution Time-to-digital converter for a 5Gs/s ADC. In IEEE international symposium on circuits and systems (ISCAS), (pp. 3024–3027).
- 13. Kim, K., et al. (2013). A 7 bit, 3.75 ps resolution two-step timeto-digital converter in 65 nm CMOS using pulse-train time amplifier. IEEE Journal of Solid-State Circuits, 48(4), 1009–1017.
- 14. Rashdan, Mostafa. (2017). Pulse amplitude-modulated timebased interface for off-chip interconnect. International Journal of Electronics, 104(1), 16–33.



Mostafa Rashdan received the B.Sc. degree in Electrical Engineering and M.Sc. degree in Electronics and Communications in 1997 and 2001, respectively from Minia University, Egypt. He worked for the High institute of Energy, Aswan, Egypt from 1999 to 2005. In 2011 he received the Ph.D. in Electrical Engineering from University of Calgary, Alberta, Canada. He worked as postdoctoral fellow for the RFIC group at University of Calgary in the

summer of 2011 and from August 2012 till Feb. 2014. He was working in the APEARC lab, Aswan University, Aswan, Egypt from Jan. 2012 till July 2012. He is currently working as an assistant professor for the Faculty of Energy Engineering, Aswan University, Aswan, Egypt. He is a member of the IEEE. His current research is focusing on the mixed signal integrated circuit design, time-based serial communication link architectures and data converters.