A 2.4-GHz frequency synthesizer based on process and temperature compensated ring ILFD

Rajagopal Vijayaraghavan • Kai Zhu • Syed K. Islam

Received: 8 April 2012 / Revised: 29 August 2012 / Accepted: 16 November 2012 / Published online: 30 November 2012 - Springer Science+Business Media New York 2012

Abstract In this paper, a 2.4-GHz frequency synthesizer incorporating a ring-oscillator based process and temperature compensated injection-locked frequency divider (ILFD) is proposed. The synthesizer is implemented in a 0.18 - μ m standard complementary metal-oxide semiconductor process with a chip area of 3 mm \times 3 mm plus the off-chip capacitors for loop filter. With an LC oscillator, the output frequency can be tuned from 2.057 to 2.652 GHz, while the settling time is around 36 μ s with a loop bandwidth of 60 kHz. Measurements are performed across six different chips to study the circuit performance due to process variation. The worst-case total power consumption is measured to be 2.2 mW with a power supply of 1.8 V. The ILFD block is also tested separately and the test results show a wide locking range of 1.4 GHz over all the process corners and a temperature range from 0 to 80 $^{\circ}$ C.

Keywords Frequency synthesizer · ISM band · PLL · ILFD · Process compensated · Temperature compensated · Injection-locked

1 Introduction

The 2.4-GHz Industrial, Scientific and Medical (ISM) band [\[1](#page-9-0)] has been used for a diverse range of wireless applications such as Bluetooth and Zigbee since it is free and is capable of providing desirable bandwidth with high data rate compared with the other frequency bands. In this band, an important requirement of the wireless communication

R. Vijayaraghavan ⋅ K. Zhu (⊠) ⋅ S. K. Islam Department of Electrical Engineering and Computer Science, University of Tennessee, Knoxville, TN 37996-2250, USA e-mail: vkzhuv@gmail.com

circuits involves operation robustness with very low noise and low-power dissipation.

Among the wireless communications circuits, the frequency synthesizer plays a crucial pole in terms of system performance such as power consumption, chip size, and signal–noise ratio (SNR). In a phase-locked loop (PLL) synthesizer, the most important blocks are the voltagecontrolled oscillator (VCO) and the frequency divider, both of which operate at radio frequency (RF) and consume most of the power in a synthesizer. Particularly beyond GHz range, the frequency divider consumes a considerable part of the total power which in some cases can exceed 50 % of the total power consumed by the entire PLL system [[2\]](#page-9-0).

For high frequency of 2.4 GHz, the oscillator has been intensively studied and reported. Usually, for wireless communication equipments, the LC-tank oscillator is employed for low phase noise and stable operation over process and temperature variations. In some cases, the ring oscillator is also employed, but has poor noise performance, and needs careful compensation over the temperature variations $[3]$ $[3]$. In $[3]$, the basic idea to overcome the temperature variations is provided by the constant current source generation with 'V-R' topology. Here 'V' stands for control voltage, while the resistor R ' is carefully selected by multiple comparisons among segmented threshold voltage, reference voltage and the control voltage. An array of comparators is used with several digital bits generated to achieve this. This technique requires precise comparator arrays and digital control bits, which contribute additional power consumption and system complexity.

On the other hand, to divide 2.4 GHz VCO output to a MHz range reference (usually from a crystal oscillator), the divider needs to provide a large division ratio of around several hundreds. Usually a prescaler is used initially to divide the highest frequency first to a lower frequency so that the frequency output of the prescaler can be easily handled by a digital programmable divider [[4\]](#page-9-0). Therefore, the prescaler is also required to be designed very carefully.

Compared to its digital counterparts, the injection locked frequency divider (ILFD) has recently found a wide acceptance since the ILFD can provide significantly lower power [[2\]](#page-9-0). On the other hand, it also has drawbacks such as limited operation frequency range known as the locking range. An ILFD essentially is an oscillator when there is no frequency applied to its input. Therefore, similar to the oscillators, the ILFD can be also designed based on LCtank or ring architecture.

Although LC oscillators have better immunity to process, voltage and temperature (PVT) variations, they are not suitable for prescaler design since the planar inductors require large on-chip surface area. Besides, the ILFD prescaler has very low phase noise when it is injectionlocked regardless of its LC-tank or ring oscillator based architecture $[5]$ $[5]$. In addition, the *in-band* phase noise contribution from the divider is much less than those from other sources such as the reference or the VCO [\[6](#page-9-0)]. On the contrary, the ring oscillator can be very compact without the need for any inductor or large capacitor while also providing good locking range. Besides, the ring oscillator can consume much less power than its LC counterpart. The only drawback of the ring oscillator based ILFD would be the variations from process corners, voltage supply and temperature (PVT). A process and temperature compensated ILFD has been reported in [[7\]](#page-9-0). In this design, a simple compensation technique is devised to compensate the ILFD and keep the locking range tight with process and temperature variations. This ILFD structure is incorporated in this proposed 2.4-GHz frequency synthesizer which is optimized to achieve wide locking range and robust operation over PVT variations for the entire PLL system.

This paper describes the PLL incorporating the ILFD reported in [[7\]](#page-9-0), including both brief mathematical derivations and test results. The rest of this paper is arranged as follows: Sect. 2 summarizes the ring oscillatorbased ILFD with process and temperature compensation. Section [3](#page-3-0) focuses on the other building blocks of the PLL, including VCO, digital programmable divider, phase frequency detector (PFD), charge pump (CP), and loop filter. Section [4](#page-8-0) provides the test results for the ILFD and in particular measurement under process and temperature variations, system integration and the measurement of the PLL. Conclusion of this PLL work is provided in Sect. [5.](#page-9-0)

2 Wideband ring oscillator-based ILFD with process and temperature compensation

Ring oscillator has been employed in a number of implementations for ILFDs. An ILFD based on a five-stage ring of NMOS inverters with PMOS active loads is reported in [\[8](#page-9-0)]. This kind of topology has relatively low power consumption and a good locking range and can be extended easily to other odd-numbered division ratios. However, this circuit has single-ended structure which makes it unsuitable for applications requiring fully differential outputs. Besides, single-ended signals are more sensitive to process corners, temperature, power supply variations and common-mode noise interferences compared to the differential architectures. In addition, a fully-differential ring oscillator does not have the limit of odd stages and can have even stages which make it also suitable for even division ratios.

To get fully-differential output and large locking range, the ring oscillator-based topology is employed here with fully-differential inverters. Figure 1 shows the type of fourstage ring oscillator used in this work. It employs a symmetrical load with replica feedback biasing [[9,](#page-9-0) [10](#page-9-0)]. The replica bias circuitry looks identical to the delay cells when it is switched from one side to the other. It sets the swing of the oscillator between V_{DD} and $V_{DD}-V_{CNTRL}$ using a feedback loop where V_{DD} is the voltage supply and V_{CNTRL}

Fig. 1 a A ring oscillator-based ILFD using symmetric load, b an inverter cell with symmetric load

is the control voltage. The load element behaves like a linear resistor (to a first order) when the swing is controlled between these limits. This not only helps minimize the phase noise, but also offers a wide tuning range and reduced sensitivity of the oscillator to the supply and substrate noises [\[9](#page-9-0)]. A control voltage (V_{CNTRL}) is used by the replica bias circuitry to generate a bias voltage, V_{BIAS} that is used to vary the frequency of the ring oscillator. This control voltage can also help compensate the changes in the delay current from process variations. In this circuit, the latches are made stronger than those reported in [[10\]](#page-9-0). It has frequency is expressed in this way since the major contributors to the process and temperature variations are V_{thp} , K_p and $C_{total}[11]$ $C_{total}[11]$ $C_{total}[11]$. Therefore, those terms which are not dependent on process or temperature variations are not shown here. If V_{CNTRL} can be designed in a way that can compensate the variations of these contributors, then the ILFD can be process and temperature compensated.

Suppose the variation of V_{thp} can be expressed as ΔV_{thp} , and the K_p/C_{total} term has a variation of x % in the process corners. Then the oscillation frequency under corners f_{corner} can be expresses by Eq. (2):

$$
f_{corners} \propto \frac{\{V_{DD} - (V_{CNTRL} \pm |\Delta V_{CNTRL}|) - (|V_{thp}| \mp |\Delta V_{thp}|)\}^2}{\{V_{DD} - (V_{CNTRL} \pm |\Delta V_{CNTRL}|)\} \cdot [1 + \theta \cdot \{V_{DD} - (V_{CNTRL} \pm |\Delta V_{CNTRL}|) - (|V_{thp}| \mp |\Delta V_{thp}|)\}]}\left(\frac{Kp}{C_{total}}\right)
$$

$$
\times (1 + 0.01x)
$$
 (2)

been observed that increasing the strength of the latch extends the locking range. However, this comes at the cost of reduced natural frequency of oscillation and hence more power consumption for dividing higher frequency signals. In order to alleviate the sensitivity of the oscillator to supply and substrate noises, a symmetric load [[9\]](#page-9-0) with replica feedback biasing is used in this work.

The ring oscillator based ILFDs have some good features as mentioned earlier. However, they are also sensitive to process and temperature variations that can cause their locking range to shift from the desired band. The ILFDs reported in literature mainly focus on the locking range and new topologies, but rarely on the process and temperature variations. Here, we present the ILFD with process and temperature compensated characteristics. The nominal oscillation frequency of the ring oscillator (f_{nom}) under typical process corner and temperature can be expressed below [[7\]](#page-9-0):

$$
f_{nom} \propto \frac{\left(V_{DD} - V_{CNTRL} - |V_{thp}|\right)^2}{\left(V_{DD} - V_{CNTRL}\right) \cdot \left\{1 + \theta \cdot \left(V_{DD} - V_{CNTRL} - |V_{thp}|\right)\right\}} \cdot \left(\frac{Kp}{C_{total}}\right)_{nom} \tag{1}
$$

where K_p is $\mu_p C_{ox}/2$, with μ_p being the low-field mobility and C_{ox} the oxide capacitance per unit area. V_{DD} is the supply voltage, and C_{total} stands for the output capacitance for each stage, and V_{CNTRL} is the control voltage for the oscillator with V_{thp} denoted as the threshold voltage of PMOS. θ represents $1/(LE_{sat})$ with E_{sat} representing the saturation electric field and L is the length of PMOS load device. The oscillation If the two equations under normal condition Eq. (1) and at process corners Eq. (2) are the same, then we can get the expression for the control signal after some mathematical derivations which are shown in detail in [[7\]](#page-9-0). Therefore, the topology in Fig. 2 is developed to implement the control signal generation.

From the circuit, the control signal can be expressed as,

$$
V_{CNTRL} = V_{DD} \left(1 + \frac{R_1}{R_2} \right) - \left(1 + \frac{R_1}{R_2} \right) V_{thp,1} - V_{thp,2}
$$

$$
- \left\{ V_{ov1} \left(1 + \frac{R_1}{R_2} \right) + V_{ov2} \right\}
$$
(3)

where $V_{thp,1}$, $V_{thp,2}$ are the threshold voltages of the transistors M_1 , M_2 respectively and V_{ov1} , V_{ov2} are the

Fig. 2 Circuitry for compensating temperature and process variations

Fig. 3 Schematic of the calibration circuitry

overdrive voltages of M_1 and M_2 respectively. From Eq. [\(3](#page-2-0)), the change in V_{CNTRL} with process can be expressed as,

$$
\pm \Delta V_{CNTRL} = \mp \left(1 + \frac{R_1}{R_2} \right) \cdot \Delta V_{thp,1} \mp \Delta V_{thp,2}
$$

$$
\mp \Delta V_{ov1} \left(1 + \frac{R_1}{R_2} \right) \mp \Delta V_{ov2}
$$
(4)

The changes in V_{thp} and V_{ov} values of M_1 and M_2 from their typical values of $V_{thp, nom}$ are found out for all the process corners through DC simulation in $HSPICE^{TM}$ using foundry provided BSIM3V3.2 transistor models. This information is used to set ΔV_{CNTRL} such that it matches the value obtained by solving Eqs. (1) (1) and (2) (2) for all the process corners. The aspect ratio of the transistors M_1 , M_2 and the resistors R_1 , R_2 are used to achieve the required values of ΔV_{CNTRL} over all process corners.

The circuit used to compensate for the process variations (Fig. [2](#page-2-0)) imparts temperature dependence on V_{CNTRL} . According to Eq. (3) (3) , V_{CNTRL} has a positive slope with temperature since threshold voltages of M_1 and M_2 have negative slope with temperature. This can be compensated using the negative slope of the emitter–base voltage (V_{EB}) of a bipolar junction transistor (BJT) [\[10](#page-9-0)]. Then the control voltage expression can also be written as,

$$
V_{CNTRL} = I_{d,M2} \cdot R_T + V_{EB} \tag{5}
$$

where, $I_{d,M2}$ represent the current flowing through transistor M2 which is directly proportional to temperature (PTAT current). This in combination with the positive temperature coefficient of R_T imparts a positive slope to the term, $I_{d,M2}$ \cdot R_T with temperature. To keep V_{CNTRL} constant over temperature, the positive temperature coefficient of the first term can be cancelled by the negative slope of the V_{EB} term. In addition, the effective slope of V_{CNTRL} changes with process. This can be addressed by adjusting the aspect ratio of M_2 and the

resistor R_T such that the frequency deviation around the nominal process corners at room temperature is minimized.

The voltage, V_{CNTRL} generated by the process and temperature compensation circuitry is converted to a current in the calibration circuitry as shown in Fig. 3. Logic signals $U(0:1)$ and $D(0:1)$ control the switches of a charge-pump like circuitry. Depending upon the control bits, currents of varying amplitude are pumped in (out) of the resistor R_2 . The control voltage is then found by summing the currents through the resistor R_2 . This control voltage is then fed to the ILFD to control the locking range. The calibration circuitry can be used to increase the locking range without oversizing the latches.

Table 1 shows the simulated oscillation frequency changes at different frequency corners under room temperature. This ILFD can achieve good process and temperature variations while keeping good locking range and relatively low power consumption [\[7](#page-9-0)].

3 Other building blocks

3.1 VCO architecture

The phase noise of the VCO is high-pass filtered in a PLL and therefore the noise contribution to the phase noise of

Table 1 Frequency of oscillation with and without compensation (room temperature)

Process corner	Frequency without compensation (MHz)	Frequency with compensation (MHz)
TT	632	632
FF	772	625
SS	512	642
SF	720	643
FS	548	627

Fig. 4 LC-tank VCO based on current-reuse topology and band switching

the synthesizer at high offset frequencies (and hence the out-of-band interference) is dominated by the VCO phase noise [[6\]](#page-9-0). Due to the spectral purity demanded by radio applications, cross-coupled LC-tank VCO is the most popular choice [[12\]](#page-9-0). The complementary one employs the current-reuse topology consisting of both PMOS and NMOS devices, as shown in Fig. 4. The cross-coupled pairs M_1-M_2 and M_3-M_4 provide the necessary negative resistance required to cancel the loss in the tank. The negative resistance is contributed by both NMOS and PMOS devices and is given by,

$$
R = -\frac{1}{g_{m,n} + g_{m,p}}\tag{6}
$$

where $g_{m,n}$ and $g_{m,p}$ are the transconductance of NMOS (M_3, M_4) and PMOS (M_1, M_2) separately.

Fig. 5 Schematic block diagram of: a digital programmable dividers, b 2/3 divider cell in a

With both PMOS and NMOS transistors being used, this architecture needs reduced power consumption compared to those with only PMOS or NMOS devices. Increasing the current leads to an increased voltage swing across the tank (current-limited mode) until a point is reached (voltagelimited mode) where increasing the current does not improve the voltage swing anymore. The phase noise of the VCO improves in the current-limited mode and saturates (and may even become worse) in the voltage-limited mode [\[13](#page-9-0)]. Therefore, the VCO should be operating in the region between these limits for best phase noise performance for a given power dissipation [\[12](#page-9-0)]. The PMOS and NMOS devices are sized to have an equal transconductance to achieve symmetry and minimize flicker noise up-conversion. The current-reuse architecture causes the voltage swing to be limited by the power supply rails.

In sub-micron complementary metal-oxide semiconductor (CMOS) processes, with low supply voltages, the gain of the VCO (K_{VCO}) needs to be very high to generate the wide

Fig. 6 Schematic of the phase frequency detector for minimizing the 'dead-zone' of the PLL

Fig. 7 Schematic of the charge pump circuit

Fig. 8 Timing circuitry for th charge pump

Fig. 9 Circuit diagram of the loop filter used in the PLL system

range of frequencies to cover the frequency band of interest under process and temperature variations. An increased K_{VCO} renders the VCO very sensitive to flicker noise up-conversion and also to power supply and substrate noises [\[14](#page-9-0), [15](#page-9-0)]. Supply and substrate noises can reach extremely high levels in a fully-integrated environment and can bring the VCO jitter in the time domain resulting in spurious sidebands in the frequency domain [[10,](#page-9-0) [16](#page-9-0), [17\]](#page-9-0). The spurs in the frequency domain leads to increased RMS phase errors [\[16](#page-9-0)]. The magnitude of the spurs generated by the VCO is directly

Fig. 10 Linearized frequency model of the PLL system

Table 2 Parameters of components in the loop filter

Loop-bandwidth	60 kHz
I_{CP}	$80 \mu A$
C1	7 nF
C ₂	353 pF
C ₃	353 pF
R ₂	$1.4 \text{ K}\Omega$
R ₃	$1.4 \text{ K}\Omega$
K_{VCO}	200 MHz/V
Phase margin	56°
f_{ref}	50 MHz
Division modulus	$8 - 15$

proportional to K_{VCO} . The impact of supply and substrate noises on the performance of the PLL is dealt in [[17,](#page-9-0) [18](#page-9-0)]. Also, the reference noise caused due to the charge pump is a direct function of the VCO gain [[16\]](#page-9-0). The VCO will therefore be implemented using the popular band-switching topology,

Fig. 11 Chip microphotograph of the ILFD

	Ref -70,00dBc/Hz							-67.48 dBc/Hz			
10.00 dB/											
	20 kHz			Frequency Offset						20 MHz	

 (a)

Fig. 12 Phase noise performance of a free running oscillator, b ILFD

Fig. 13 Frequency variation of the PATS ring oscillator with process and temperature compensation

which uses both discrete and continuous control as shown in Fig. [4](#page-4-0) [\[19](#page-9-0)]. The band-switching topology uses a digital word $C(0)$ – $C(2)$ (coarse tuning) to shift the frequency range of operation and a fine tuning to tune control voltage V_{cnt} (or lock) to a particular frequency.

Table 3 Summary of the performance of the ILFD

3.2 Digital programmable dividers

The architecture of the multi-modulus divider is shown in Fig. [5](#page-4-0)(a) [\[16](#page-9-0)]. It consists of a chain of 2/3 divider cells connected in a ripple-counter fashion. The divider is capable of achieving a division ration from 8 to 15, depending on the digital control bits P_0-P_2 . This topology offers at least two advantages: lower power dissipation as the clock lines are fed to the adjacent divider cells only and

Table 4 Frequency of oscillation with and without compensation (room temperature)

Works	Dehghani and Atarodi $[21]$ ^a	Samavati et al. [22]	Lee et al. $[23]$	Lee et al. $[24]$	This work
Technology (μm)	0.25	0.24	0.18	0.13	0.18
Topology	Differential ring	Differential LC	Differential LC	Single-ended ring	Differential ring
Locking range (GHz)	0.4	0.1	3.6	1.46	1.4
Max. input frequency	2.6		11.63	5.	3.5
Power dissipation (mW)		0.8	19.92	0.42	0.6
Division ratio	4	2	2	4	4
Temperature, process variation	Large	Small	Small	Large	Small
$LROP$ (GHz/mW)	0.4	0.125	0.18	3.47	2.333

^a All data is from simulation result, no test result is reported

Fig. 14 Chip microphotograph of the complete PLL system

highly modular design, resulting in the same circuit for adjacent divider cells which enables layout reuse.

The block diagram of the 2/3 divider is shown in Fig. $5(b)$ $5(b)$. If the signal 'P' is high the divider divides its input by 3, otherwise it divides by 2. To minimize the noise due to jitter accumulation in the asynchronous divider, the signal mod_0 is used to clock the PFD input. The signal mod_4 is set to logic 'high'. Each $2/3$ divider cell here is implemented using true single phase clocking (TSPC) D-latches to minimize power consumption and to provide a larger swing compared to source coupled logic (SCL) structure [[13\]](#page-9-0). The larger swing also minimizes the phase noise of the divider. The division ratio in Fig. [5\(](#page-4-0)a) is given by,

$$
N = 2N + PN-1 2N-1 + PN-2 2N-2 + \dots + P0
$$
 (7)

3.3 Phase frequency detector and charge pump

Figure [6](#page-4-0) shows the schematic of the phase frequency detector (PFD) including a delay stage to avoid the 'deadzone'. It is implemented by inverters stage with capacitor at the load. The reference frequency of 50 MHz results in a period of 20 ns. Therefore the delay stage is designed to provide about 2 ns time delay in the simulation.

The charge pump (CP) should be very carefully designed to minimize the reference spurs in the output. Ref. [[13\]](#page-9-0) describes the charge pump design in more details. A special timing circuitry is developed prior to the CP to minimize the effects caused by the mismatches in the $'UP'/DN'$ currents of the CP, such as gain mismatch, dynamic mismatch, and propagation delay

Fig. 15 PLL test results showing a output spectrum of the PLL centered at 2.25 GHz, b phase noise of PLL at 2.25 GHz output frequency, the phase noise level at 1 MHz offset is -114.63 dBc/Hz

Table 5 Summary of the performance of the PLL

Technology	$0.18 \mu m$					
Frequency range	2.057-2.652 GHz					
Reference frequency	50 MHz					
Phase noise	10 kHz offset	-72 dBc/Hz				
	1 MHz offset	-114.63 dBc/Hz				
	10 MHz offset	-132.13 dBc/Hz				
Power supply		1.8 V				
DC power consumption at 2.4 GHz		2.2 mW				
Settling time		$36 \mu s$				
Loop bandwidth		60 kHz				
Silicon area on chip		$3 \text{ mm} \times 3 \text{ mm}$				

mismatch and so on. It converts the 'UP' and 'DN' from single to differential signals, which can improve the charge pump switching dynamics and therefore suppress

Work	Process	Power supply (V)	Power (mW)	Frequency (GHz)	Divider topology	Variation over frequency			
						Temperature	Process corner		
Rategh and Lee [2]	$0.5 \mu m$	2.5	3	1.8	ILFD	No PVT compensation			
Chong et al. $[3]^*$	$0.13 \mu m$	1.8	N/A	2.56	Digital	$\pm 3.9 \%$	$\pm 0.6\%$		
Kondou and Mori [25]	90 nm	1.2	1.7	0.15	N/A	\pm 2 dBc/Hz within 10 MHz offset under any PVT condition			
Chen et al. $[26]^{**}$	0.13 µm 0.5		0.37	0.4	Digital	N/A	14 $%$		
Lin and Liu $[27]$	65 nm	1.35	120.8	132.6	ILFD	No PVT compensation			
This work	$0.18 \mu m$	1.8	2.2	2.4	ILFD	4.6 $%$ 4.2 $%$			

Table 6 Comparison among this work and other published PLLs

* All data is from simulation result, no test result is reported

** All data is from simulation result, no test result is reported

the spurs furthermore. Figure [7](#page-5-0) shows the schematic of the charge pump. Figure 8 shows the timing circuitry for 'UP' signal which can obtain fast switching and high spurious suppression, and this circuitry is applied to 'DN' signal as well.

In addition, the current sources in CP are never switched off to prevent current switching effects on the drains of the current sources. When the charge pump is in the 'off' state, current is re-directed into a dummy branch. Since the current sources are always 'on', no start-up delay occurs and the charge pump responds immediately to changing control signals. Spurs are also caused due to charge injection from the switches as they are turned 'on' and 'off' [[20\]](#page-9-0). Using NMOS and PMOS switches in parallel (transmission gate) and controlling them with signals that change sufficiently fast serve to minimize the spurs.

3.4 Loop filter

Figure [9](#page-5-0) shows the loop filter used in this PLL system. To provide better noise filtering, a third-order filter is employed here. With the simple loop frequency model shown in Fig. [10,](#page-5-0) the phase margin (PM) can be expressed as:

$$
PM = \tan^{-1}(\tau_1 \omega_c) - \tan^{-1} \left(\frac{A(\tau_1 \omega_c)}{1 - B(\tau_1 \omega_c)^2} \right)
$$
(8)

where, $A = \frac{C_2/C_1 + C_3/C_1 + (1+C_2/C_1)*\tau_2/\tau_1}{1+C_2/C_1+C_3/C_1}$, $B = \frac{C_2/C_1+\tau_2/\tau_1}{1+C_2/C_1+C_3/C_1}$ $\tau_1 = R_1C_1$, $\tau_2 = R_3C_3$, and ω_c is the cross-over frequency.

The components parameters are finalized considering trade-offs between the bandwidth and the phase margin. Table [2](#page-5-0) shows the components values for the achieved phase margin of 56° .

4 Implementation and measurement

4.1 ILFD measurement

Figure [11](#page-5-0) shows the chip microphotograph of the ILFD. It occupies a silicon area of 700 μ m \times 750 μ m. The maximum measured locking range is 1.4 GHz centered at 2.5 GHz. Figure [12](#page-6-0) shows the phase noise of the free running oscillator (without input) and the ILFD with an input signal frequency of 2.4 GHz and a power of -3 dBm. From the figure, it can be clearly seen that the phase noise has an obvious improvement with the injection locking.

Figure [13](#page-6-0) shows the post-layout simulation and the measured frequency variation of the 3-stage ring oscillator with process and temperature compensation. The worstcase frequency variation (simulated) is reduced from 26 % (without compensation) to 4.6 % (with compensation) over process corners and a temperature range of -20 to 100 °C. Six different chips are measured from various corners of the wafer. The worst-case frequency deviation from 625 MHz is 4.4 %. Also, the measured oscillation frequency of one of the chips varies only by 3.6 and 2 % at 80 and 0° C, respectively, compared with a value of 632 MHz under room temperature [\[7](#page-9-0)].

Table [3](#page-6-0) shows the summary of the performance of the ILFD. Table [4](#page-6-0) compares the performance of this ILFD with some published works. The most widely-used figureof-merit (FoM) for an ILFD is locking range over power (LROP). This work shows good LROP with very small temperature and process variation. The works in [[22\]](#page-9-0) and [\[23](#page-9-0)] also have small PVT variations due to the LC oscillator topology, but the locking rang or power consumption performance is not good. While the work in [[24\]](#page-10-0) uses single-ended ring oscillator, which has good LROP, but the

PVT variation is large compared with this differential work with compensation.

4.2 PLL system measurement

Figure [14](#page-7-0) shows the chip photograph for the entire PLL chip, which occupies $3 \text{ mm} \times 3 \text{ mm}$ as the total silicon area.

Figure [15](#page-7-0) shows the output spectrum of the PLL when it outputs a 2.4 GHz frequency with an output spectrum level of -14.58 dBm. In this figure, the spurs can be also found with a level of -57 dBm at 50 MHz offset, which is around 42 dB lower than the signal spectrum.

A summary of the performance of this PLL work is shown in Table [5](#page-7-0). Table [6](#page-8-0) shows the comparison among this work and some recently published works [\[25–27](#page-10-0)]. There are not many publications with PVT compensated PLL, especially with ILFD as prescaler. From the table, this work demonstrates a good trade-off among power consumption and PVT tolerance. It also provides another good example of PVT compensated low-power and compact ILFD design.

5 Conclusion

A PLL targeted for 2.4 GHz ISM is designed and fabricated in a 0.18 -um CMOS technology. This PLL is designed with a process and temperature compensated ILFD based on fulldifferential ring oscillator. Test results show that this ILFD can work with very low sensitivity to process and temperature variations. With the robust ILFD and LC oscillator, the PLL can work with good stability over process corners and temperature variations. Future goal focuses on the further design improvements for applications of the proposed PLL in portable medical devices.

References

- 1. Demand for use of 2.4-GHz ISM band, [www.aegis-systems.co.](http://www.aegis-systems.co.uk/download/ISM2.pdf) [uk/download/ISM2.pdf.](http://www.aegis-systems.co.uk/download/ISM2.pdf)
- 2. Rategh, H., & Lee, T. H. (1999). Superharmonic injection-locked frequency dividers. IEEE Journal of Solid-State Circuits, 34, 813–821.
- 3. Chong, K., Siek, L., & Lau, B. (2011). A PLL with a VCO of improved PVT tolerance. In IEEE 13th international symposium on integrated circuits (ISIC) (pp. 464–467).
- 4. Kim, N., & Moon, Y. (2011). A study on wide-band frequency synthesizer for advanced wireless communication. In Interna-

tional SoC design conference (ISOCC) (pp. 227–230).

- 5. Verma, S., Rategh, H. R., & Lee, T. H. (2003). A unified model for injection-locked frequency divider. IEEE Journal of Solid-State Circuits, 38(6), 1015–1027.
- 6. Kroupa, V. (1982). Noise properties of PLL systems. IEEE Transactions on Communications, 30(10), 2244–2252.
- 7. Vijayaraghavan, R., Islam, S. K., Haider, M. R., & Zuo, L. (2009). Wideband injection-locked frequency divider based on a process and temperature compensated ring oscillator. IET Circuits Devices & System, 3(5), 259–267.
- 8. Hu, J., & Otis, B. (2008). A 3 μW, 400 MHz divide-by-5 injection-locked frequency divider with 56% lock range in 90 nm CMOS. In IEEE radio frequency integrated circuits(RFIC) symposium (pp. 665–668).
- 9. Maneatis, J. G. (1996). Low-jitter process-independent DLL and PLL based on self-biased techniques. IEEE Journal of Solid-State Circuits, 31(11), 1723–1732.
- 10. Betancourt-Zamora, R. J., Verma, S., & Lee T. H. (2001). 1-GHz and 2.8-GHz injection-locked ring oscillator prescalars. In IEEE symposium on VLSI circuits technical digest (pp 47–50).
- 11. Sengupta, S., Saurabh, K., & Allen, P. E. (2004). A process, voltage, and temperature compensated CMOS constant current reference. In Proceedings of IEEE international symposium circuits system (ISCAS) (pp. 325–328).
- 12. Hajmiri, A. (1998). Jitter and phase noise in electrical oscillators. Ph.D dissertation, Stanford University.
- 13. Muer, B. D. & Steyart, M. (2003). CMOS fractional-N synthesizers, design for high spectral purity and monolithic integration. Kluwer Academic Publishers, ISBN 1-4020-7387-9.
- 14. Dai, L. & Harjani, R. (2003). High-performance CMOS voltage controlled oscillators. Boston: Kluwer Academic Publishers, ISBN: 1-4020-7238-4.
- 15. Levantino, S., Samori, C., Bonfanti, A., Gierkink, S. L. J., Lacaita, A. L., & Boccuzzi, V. (2002). Frequency dependence on bias current in 5-GHz CMOS VCOs: Impact on tuning range and flicker noise upconversion. IEEE Journal of Solid-State Circuits, 37(8), 1003–1011.
- 16. Vaucher, C. S. (2002). Architectures for RF frequency synthesizers. Kluwer Academic Publications, ISBN-1-4020-7120-5.
- 17. Heydari, P. (2004). Analysis of the PLL jitter due to power/ ground and substrate noise. IEEE Transactions on Circuits and Systems–I, 51(12), 2404–2416.
- 18. Herzel, F., & Razavi, B. (1999). A study of oscillator jitter due to supply and substrate noise. IEEE Transactions on Circuits and Systems -II, 46, 56–62.
- 19. Aktas, A. & Ismail, M. (2004). CMOS PLLs and VCOs for 4G wireless. Kluwer Academic Publishers, ISBN 1-4020-8060-3.
- 20. Rhee, W. (1999). Design of high performance CMOS charge pumps in phase-locked loops. In IEEE international symposium on circuits and systems (Vol. 2, pp. 545–548).
- 21. Dehghani, R., & Atarodi, S. M. (2003). A low power wideband 2.6 GHz CMOS injection-locked ring oscillator prescaler. In IEEE radio frequency integrated circuits symposium (pp. 659–662).
- 22. Samavati, H., Rategh, H. R., & Lee T. H. (2000). A 5 GHz CMOS wireless LAN receiver front end. IEEE Journal of Solid-State Circuits, 35(5), 765–772.
- 23. Lee, C. F., Jang, S. L., & Juang, M. H. (2007). A wide locking range differential colpitts injection locked frequency divider. IEEE Microwave and Wireless Components Letters, 17(11), 790–792.
- 24. Lee, J., Park, S., & Cho, S. (2011). A 470-µW 5-GHz digitally controlled injection-locked multi-modulus frequency divider with an in-phase dual-input injection scheme. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(1), 61–70.
- 25. Kondou, M., & Mori, T. (2007). A PVT tolerant PLL with onchip loop-transfer-function calibration circuit. In Symposium on VLSI circuits digest of technical papers (pp. 232–233).
- 26. Chen, W. H., Loke, W. F., & Jung, B. H. (2011). A PVT-tolerant, ultra-low-power phase-locked loop for wireless implantable biomedical devices. In IEEE 54th international midwest symposium on circuits and systems (MWSCAS).
- 27. Lin, B. Y. & Liu, S. I. (2011). A 132.6-GHz phase-locked loop in 65 nm digital CMOS. In IEEE transactions on circuits and systems-II: Express briefs (Vol. 58, no. 10).

Cadence Design Systems, Cary, NC.

Rajagopal Vijayaraghavan received the B.E. degree in electronics and communication from Madras University, India in 1998, and the M.S. degree in electrical engineering from University of Texas, Dallas in 2001, and Ph.D. degree in electrical engineering from the University of Tennessee, Knoxville in 2007. His Ph.D. research was focused on RFIC design (VCOs, PLLs, and frequency synthesizers). He is now an analog IC designer with

efforts of the Analog, VLSI and Devices Laboratory. His research interests are design, modeling and fabrication of microelectronic devices, analog/mixed-signal/RF integrated circuit design, nanotechnology, biomicroelectronics, and monolithic sensors. Dr. Islam has numerous publications in technical journals and conference proceedings in the areas of semiconductor devices and circuits.

Kai Zhu received the B.Sc. degree from Wuhan University, China in 2006, and M.Sc. degree from Shanghai Jiao Tong University, China in 2009, and Ph.D. degree from University of Tennessee, Knoxville in 2012 respectively, all in electrical engineering. His Ph.D. research interests include low-power analog and mixed-signal VLSI designs, and wireless radiofrequency synthesizer design. He is now an analog IC designer with Texas Instruments, Knoxville, TN.

Syed K. Islam received B.Sc. degree in electrical and electronic engineering from Bangladesh University of Engineering and Technology, Dhaka, Bangladesh and the M.S. and Ph.D. degrees in electrical engineering from the University of Connecticut, Storrs, USA. He is currently the James W. McConnell professor at the Department of

Engineering and

Computer Science in the University of Tennessee, Knoxville, where he is leading the research