

Design of a parallel low power flash A/D converter for the sub-sampling IR-UWB receiver

Shenjie Wang · Catherine Dehollain ·
Zhiliang Hong

Received: 11 July 2012/Revised: 4 September 2012/Accepted: 12 September 2012/Published online: 25 September 2012
© Springer Science+Business Media New York 2012

Abstract This paper presents the design of a dual-channel 4-bit analog-to-digital converter (ADC) for the sub-sampling impulse radio ultra-wideband receiver with the sampling rate of 2.112 GS/s. The ADC's specifications are optimized at the system level. Two parallel channels help to achieve high conversion speed and low power consumption. To tackle the problem of clock mismatch between the channels, a twice sampling front end is used. An improved averaging termination technique using intended asymmetric spatial filter response is proposed. This circuit is designed in a 0.13 μm CMOS technology with 1.2 V power supply. Simulation results show a 26 dB SNDR at 2.112 GHz sampling rate with 36 mW power consumption and the effective figure of merit value is 0.24 pJ/step.

Keywords UWB · Receiver · Flash ADC · THA · Asymmetric spatial filter · Averaging network · Offset

1 Introduction

Impulse radio ultra-wideband (IR-UWB) is one of the attractive technologies for short range wireless communication, such as the wireless sensor network (WSN). Conventional WSN, e.g., Zigbee and WLAN, can locate sensor nodes with an accuracy of about 2 m [1]. In contrast, IR-UWB system can locate them with an accuracy of about

30 cm [1, 2]. The wider bandwidth means higher locating accuracy. In 2002, the Federal Communication Commission (FCC) authorized the use of UWB signal for communication purpose in the band from 3.1 to 10.6 GHz with a minimum bandwidth, B , of 500 MHz [3]. In fact, to avoid the 5-GHz WLAN band, the UWB systems with a 3–5 GHz band and 6–10.6 GHz are paid more attention. In this design, the targeted bandwidth of UWB signal locates from 4.3 to 4.8 GHz.

The traditional receiver analog front end (AFE) of 3–5 GHz IR-UWB systems consumes almost 100 mW [3, 4], which is too much for WSN because the sensor network are battery-powered. Reducing the power consumption of the AFE extends the battery life, which will enable the development of high capacity, large scale WSNs. This can't be achieved using conventional wireless communication method, for example, the Heterodyne receiver architecture. One available solution for reducing power consumption is the asynchronous receiver [2], which consumes less power than the synchronous counterpart. However the asynchronous receiver has a disadvantage regarding multiple accesses. It detects the received signal power only. Therefore, when multiple transmitters transmit the signal at the same time, the asynchronous receiver cannot distinguish among the transmitters. Another low power solution is to utilize the super-regenerative principle [5]. This technique is based on the use of an LC-VCO that is turned on briefly during each unit interval. If an input carrier pulse is present, the VCO will start up quickly. If a carrier pulse is not present, then the VCO will take longer to start up. By detecting the envelope of the VCO output and comparing the envelope peak with an appropriate reference, the bit sequence can be detected with a reasonable bit error rate. In this condition, high speed data conversion could be replaced by the envelope detection.

S. Wang (✉) · Z. Hong
State Key Laboratory of ASIC & Systems, Fudan University,
Shanghai 201203, People's Republic of China
e-mail: shenjie.wang@epfl.ch

C. Dehollain
RFIC Group, Ecole Polytechnique Federale De Lausanne, EPFL,
Lausanne, Switzerland

In this design, a direct sub-sampling receiver configuration is proposed to improve the energy efficiency without any down-conversion procedure. An analog-to-digital (A/D) converter is the key component to construct such IR-UWB receiver because of the demanding requirements on speed, accuracy and power consumption existing in the front-end and making the design challenging [6]. The input signal frequency of most ADCs is generally lower than half of the sampling frequency, as determined by the Nyquist sampling theory. An obvious solution, which requires capturing an input Gaussian pulse whose band spans from 4.3 to 4.8 GHz, is to use an ADC, which is capable of sampling at higher than 9.6 GHz. However, such a converter consumes about hundreds of milliwatts even at low resolution [7]. Therefore, a low-power sub-sampling ADC is presented in this paper.

Section 2 describes ADC's specification including sampling rate and resolution resulting from the noise limitation in IR-UWB receiver. Section 3 briefly presents the parallel flash ADC's architecture. Section 4 explains the averaging network with asymmetric spatial filter response based termination. Section 5 focuses on circuit technique. It explains the self-biased track and hold amplifier (THA) based front-end sampling circuit for parallel channels and a new offset-compensated comparator used in this ADC. Section 6 discusses the experimental results, and Sect. 7 concludes the paper with a brief summary.

The present paper is an extended version of [8] with additional details about system level modeling and circuit design techniques.

2 ADC specifications for IR-UWB receiver

ADC's specifications such as sampling rate and resolution is analyzed and optimized at the overall receiver level. Figure 1 shows the non-coherent [9] direct sub-sampling transceiver configuration. The low noise amplifier (LNA) and variable-gain amplifier (VGA) are used to amplify the received power from antenna without deteriorating the noise performance. The gain control feedback loop includes a power detector to decide the VGA gain factors. The LNA's gain could be bypassed when the input signal approaches the maximum level to ensure the stability. Down-converter is replaced by ADC directly without mixer and local oscillator, simplifying the front-end design and reducing power consumption. The signal transmitted from the TXs at $0.5 V_{peak}$ corresponding to 4 dBm, as demonstrated in the WSN system requirement, would be attenuated dependent on the wireless distance d . Considering the worst situation, 10 m between TXs and RXs, the attenuation will be around 65 dB for f_H at 4.8 GHz and f_L at 4.3 GHz as follows,

$$L = 20 \lg \left(\frac{c}{4\pi d \sqrt{f_H f_L}} \right) = -65.5 \text{ dB}, \quad (1)$$

which is known as the band-pass Friis Path Loss equation [10]. Here f_H and f_L are the up and down side limitation of the bandpass signal, c is the light velocity in the common air. If the RF front end has a maximum of 50 dB power gain, G_{max} , combined from the LNA and VGA, the minimum average peak value approaches 80 mV as the ADC's input. Therefore, the ADC's full scale range is designed of 400 mV_{pp} or -4 dBm regarding sufficient margin. Here all of the power refers to the identical impedance, e.g. 50 Ω. The signal and noise level variation along the direct sub-sampling receiver is shown in Fig. 2. Assuming the noise figure of receiver front-end (NF_{FE}) and overall receiver including ADC (NF_{tot}) are 6 and 10 dB respectively, the minimum receiver output signal and noise ratio (SNR) is 15 dB and the RX sensitivity is -62 dBm. At the maximum power transferring condition, the input impedance equals the source impedance. The output noise power density is calculated as $v_{n,out}^2/R_{in} = kT$ when $R_S = R_{in}$. Here $v_{n,out}^2$ is the output noise power density, k represents the Boltzmann constant, T is the thermal temperature. In common case kT equals -174 dBm/Hz. Corresponding noise power could be calculated as kTB , where B is the pass-band bandwidth. This level is shown in Fig. 2 at -87 dBm as a starting noise level. Now considering the noise behavior of a single block, from the definition of noise factor, the output noise power is found as

$$F = \frac{SNR_{in}}{SNR_{out}} = \frac{\frac{P_{in}}{P_{n,in}}}{\frac{P_{out}}{P_{n,out}}}, P_{n,out} = P_{n,in} \times G \times F. \quad (2)$$

From Eq. 2, any output noise power would be enlarged by the power gain and its F . So -87 dBm starting level will be deteriorated at the output of RX front-end by the value of Noise figure, logarithm of F (NF_{FE}), resulting in -31 dBm as the $P_{n,out,FE}$. The ADC operates as the cascade stage following the RX front-end. If the gain error is neglected, the power gain of ADC, G_{ADC} is one. So the noise power at the ADC's output as the $P_{n,out,tot}$ is be enlarged by the NF_{tot} of 10 dB from the ADC's input. The RX output noise power is -27 dBm. The difference between the $P_{n,out,FE}$ and the $P_{n,out,tot}$, -29.2 dBm, comes from the non-ideality of ADC, mainly quantization noise. Finally the distance between the full scale power level and the quantization noise level decides the SNR of ADC. The ADC's SNR becomes 25.2 dB, resulting in a 4-bit quantization resolution. The same result is also declared in [11] but derived using a more complicated model which includes digital baseband algorithm.

Another important parameter is the sampling rate. As mentioned before, the ADC sub-samples the input bandpass




Fig. 1 Architecture of the proposed IR-UWB transceiver




Fig. 2 Signal budget link transfer graph of the proposed IR-UWB receiver

signal which spans from 4.3 to 4.8 GHz. The spectrum aliasing is shown in Fig. 3. To ensure the k^{rd} and $k + 1^{rd}$ aliasing from negative frequency not to overlap the initial bandpass signal, there should be

$$\begin{aligned} -f_L + kf_s &\leq f_L, \\ -f_H + (k + 1)f_s &\geq f_H, \end{aligned} \tag{3}$$

where f_s is the sampling rate, f_L , f_H , as mentioned previously, are the minimum and maximum frequencies of bandpass signal respectively. Then we have

$$f_s \in \bigcup_{k=0}^{\lfloor \frac{f_L}{B} \rfloor} \left[\frac{2f_H}{k+1}, \frac{2f_L}{k} \right], \quad 0 \leq k \leq \lfloor \frac{f_L}{B} \rfloor, \tag{4}$$

$$B = f_H - f_L.$$

Here $\lfloor \cdot \rfloor$ is the down rounding function and Eq. 4 describes a series of discrete regions available for bandpass sampling behavior [12]. Here when k equals zero, it represents the case of $f_s > 2f_H$. This is obvious, but not efficient. On the other hand, UWB impulse is so narrow in the time domain that it doesn't need to be sampled too densely. Considering the second order differential Gaussian impulse with 500 MHz bandwidth in the 4 GHz band, since [13, 14]




Fig. 3 Sampling rate based on bandpass Nyquist theory: spectrum alias of sampled bandpass signal

$$\begin{aligned} 2\pi B &\approx \frac{4}{\tau}, \\ T_{win} &= 2\tau, \end{aligned} \tag{5}$$

where τ is the time constant and T_{win} represents the time domain window inside which the main energy of impulse aggregates, it keeps effective in a 2.6 ns time window. If it is sampled by a 2 GHz clock, five points would be captured successfully resulting in no information loss. Finally a sampling rate of 2.112 GHz is decided accordingly with the factor k of 4 in the Eq. 4. The utilized sampling rate could be positioned in Fig. 4. Figure 4(b) shows the detail frequency sections when factor k is larger than 3. Here the available frequency range consists of a series of interrupted sections depending on the factor of k and f_L/B .

3 ADC architecture

In order to achieve the required data throughputs, two parallel channels are controlled by dual non-overlapping clocks [15]. Sometimes it is called two channels time-interleaved. It is used to relax the bandwidth limitations of the individual channel except for the front-end track and hold blocks. Parallel channels benefit to the power consumption in such two aspects:

- (1) Smaller parasitic capacitance deteriorates the bandwidth especially at high sampling rate. It could be illustrated as follows [16],

$$\begin{aligned} 2T_{s,sub_ch} &= \frac{N \times \ln 2 \times (C_L + C_p) \times V_{ov}}{2I_{D,sub}}, T_{s,single_ch} \\ &= \frac{N \times \ln 2 \times (C_L + 2C_p) \times V_{ov}}{2I_{D,single}} \Rightarrow \frac{P_{paral}}{P_{sing}} \\ &\propto \frac{C_L + C_p}{C_L + 2C_p}. \end{aligned} \tag{6}$$

Here the 1st order track and hold model is assumed. T_s is the settling time, N is the settling resolution, C_L and C_p are the loading cap and parasitic cap respectively, V_{ov} represents the over-drive voltage of the differential pair, I_D is the dc biasing current for the input transistor. It can be found that when single channel is used, assuming the same V_{ov} , N and C_L , the biasing current has to be increased even larger than two times since simultaneously increased C_p




Fig. 4 Available sampling rate sections in BP sampling without aliasing a sections depending on k from 0 to 8 b detail position when k is larger than 3




Fig. 5 The power consumption in THA is reduced by the parasitic capacitor

cancel this effect. C_p deteriorates the bandwidth seriously when its value becomes comparable to the C_L , which often happens in high speed flash converters. Figure 5 shows that more than 30 % power consumption could be saved in THA when C_p equals C_L .

(2) Various switch non-idealities, for example, charge injection and clock feedthrough, deteriorate the sampling performance more seriously at higher clock rate.




Fig. 6 2.112-GS/s 4-bit ADC architecture

The flash ADC’s architecture is shown in Fig. 6. An open-loop THA front end is implemented to ensure the desired dynamic range. The first THA avoids the clock mismatch between parallel channels [17]. A source follower (SF), following the second THA, buffers the sampled signal and isolates it from back-end blocks. Interpolation [18] generates required reference voltage saving the number of front amplifiers (9 amplifiers in each channel). An offset-calibrated comparator is used to quantize the analog values (totally 15 in each channel). To correct the bubble error [19] from high-speed glitches, the decoder transfers the Thermometer code to the Gray code at first then maps it to the Binary code. All the analog signal paths are fully differential.


4 Improved averaging termination using asymmetric spatial filter response

Since the input signal is sampled at Giga-Hertz and digitized to no more than 4 bits, at this relatively low resolution, the straight forward full-flash architecture becomes best suited for the high speed data converter. However, flash ADCs in CMOS technology suffer greatly from random offsets in the comparators which can easily exceed the least significant bit (LSB), which is defined as

$$3\sigma V_{os,comp} \leq \frac{1}{2}LSB = \frac{V_{FS}}{2^{N+1}}. \quad (7)$$

Here $\sigma V_{os,comp}$ is the mean square root value of the comparator offset, V_{FS} is the full-scale range of the converter and N is the resolution. This is an accepted bound on the offset [20]. Although the dynamic offset generated by the clocked latch can be reduced by the preamplifier, the spread in the threshold voltages of the preamplifier always limit the overall performance [21]. Such spread error scales down inversely as the square root of the input transistors’ sizes [22] but at the expense of higher parasitics which deteriorate available bandwidth. The key to realize good

Fig. 7 Averaging network for flash converter **a** network without any termination circuit **b** network with proposed intended asymmetric spatial filter response based termination



resolution at high speed ADC therefore lies in efficient methods to resolve such speed and resolution trade-off.

Offset averaging is one such method that can be applied to preamplifier array in flash ADCs [21]. Rational designed averaging network would improve the array offset performance by 3–4 times without enlarging preamplifier’s area [22]. But any kind of averaging network generates boundary threshold offset due to the finite network configuration. More than 1 bit linearity loss resulting from averaging edge stimulates various forms of averaging termination schemes to smooth out the random mismatch across the preamplifier array. Either dummy amplifiers with sufficient number to preserve an infinite character of array or special termination circuits to compensate edge offset are used in previous works [15, 23, 24]. But large number of dummies would waste the full scale range and consume too much power, on the other hand, special termination always requires delicate controlling of amplifier’s transconductance which is not very efficient.

The proposed termination technique generates an intended asymmetric spatial filter response matching the impulse response window width, W_{IR} , to the active zero-crossing response window width, W_{ZX} at the boundary of network [25]. The basic principle of spatial filter response is given in [26]. Such way is composed of less active dummies and passive components, at the same time the boundary error is reduced as close as to 1 % as shown in Fig. 7. Here ZX generator array is composed of a series of preamplifiers. Each of them is connected to the neighbors with lateral averaging resistors R_1 . Only two dummies are added to the network termination. Two termination resistors R_T are also inserted. Finally the two terminations are cross-connected to be similar to the infinite network.

5 Analog circuit implementation

5.1 THA

As the front end block of the sub-sampling ADC, the THA not only tracks and holds the analog signal but also overcomes the clock mismatch between different channels. Figure 8 shows the employed twice sampled THA. To simplify the procedure, only the left-side of the THA will be analyzed. $NMOS$ transistors M_1 and M_2 are used as sampled switches. M_1 turns on and off by the main sampling clock $clks$, which decides the sampling rate of the overall converter. Its frequency is 2.112 GHz. M_2 , used as the switch in the sub-channel is controlled by the clock $clk1$. The $clk1$ is generated from $clks$ with a frequency divided by 2. The clock, which has the anti-phase to the sub-channel 1, decides the switching behavior of channel 2. The clock diagram of $clks$, $clk1$ and $clk2$ will be given together with clock for comparator in Sect. 5.2. Dummy transistors reduce the charge injection influence. The sizes of the dummies are set to half of the sampling switches. The practical charge division at the instant of switch turning off approaches 0.5 when the sampling rate is as high as to Giga-Hertz. Self-biased source followers [11] M_3 and M_4 are adopted to guarantee enough gain and output swing at 1.2 V power supply. Self-biasing means the tracked signal at the top plate of sampling capacitor C_s drives both source follower’s input transistor and the current source in different sides of the THA at the same time. Figure 9 shows the simplified comparison between traditional SF and the self-biased SF schematics. In both cases, PMOS input transistors are loaded by PMOS current sources. The traditional SF’s current source is biased by a

Fig. 8 Twice sampled THA with self-bias source follower buffer for parallel ADC





Fig. 9 Simplified comparison between two types source followers (SFs) **a** traditional SF **b** self-biased SF

constant voltage, in contrast, the SF is biased by the crossed input signal in self-biased SF. The DC gain of the traditional case in Fig.9(a) is

$$A_v = \frac{g_{m1,2}}{g_{m1,2} + g_{mb1,2} + \frac{1}{r_{out1,2}} + \frac{1}{r_{out3,4}}} < 1. \tag{8}$$

Through AC small signal analysis, the output of the self-biased SF can be derived as

$$\begin{aligned} (v_{outp} - v_{inp})g_{m1,2} + \frac{v_{outp}}{r_{out}} &= -v_{inn}g_{m3,4}, (v_{outn} - v_{inn})g_{m1,2} \\ &+ \frac{v_{outn}}{r_{out}} = -v_{inp}g_{m3,4}, A_v \\ &= \frac{v_{outp} - v_{outn}}{v_{inp} - v_{inn}} \\ &= \frac{(g_{m1,2} + g_{m3,4})r_{out}}{1 + g_{m1,2}r_{out}}, r_{out} \\ &\approx \frac{1}{g_{m1,2}}. \end{aligned} \tag{9}$$

Here $g_{m1,2}$ represents the transconductance of the input transistor, r_{out} represents the output node impedance, $g_{m3,4}$ describes the loading current source transconductance. According to Eq. 9, the gain could be increased exceeding one by tuning $g_{m3,4}$, which could be used to compensate gain loss in the practical passive high-pass filter (HPF) in the front of THA. The HPF shifts the input common mode level from 600 mV down to 200 mV to make sure the input

transistor of THA working in strong inversion and create the appropriate drive voltage of sampling switch. Another important characteristic by using self-biasing SF is that it draws more current from current source to improve the slewing speed, resulting in faster settling. At first, the equivalent small signal model of the conventional SF combined with the passive track and hold stage is shown in Fig. 10. Here all the resistances are ignored, R_{on} represents the on-resistance of sampling switch, M is the input transistor of the SF, g_m , C_{gs} are the transconductance and gate-source parasitic capacitance respectively. g_{mb} comes from the back-gate effect, which will be minimized by the replica-SF as mentioned in the following part. The high frequency characteristic can be found as follows,

$$\begin{aligned} \frac{v_{in} - v_x}{R_{on}} &= v_x s C_s + (v_x - v_{out}) s C_{gs} \\ (v_x - v_{out}) s C_{gs} + g_m (v_x - v_{out}) &= v_{out} s C_L \end{aligned} \tag{10}$$

So the transfer function is

$$\begin{aligned} A_v(s) &= \frac{1 + s \frac{C_{gs}}{g_m}}{1 + as + bs^2} a = \frac{C_L + C_s R_{on} g_m + C_{gs} b}{g_m} \\ &= \frac{R_{on} (C_{gs} C_s + C_L C_s + C_L C_{gs})}{g_m}. \end{aligned} \tag{11}$$

And the bandwidth could be estimated as

$$\omega_b \approx \frac{g_m}{C_L + C_{gs} + C_s R_{on} g_m} = \frac{1}{\frac{C_L + C_{gs}}{g_m} + C_s R_{on}} \tag{12}$$

Since generally $C_s R_{on}$ is less than the $\frac{C_L + C_{gs}}{g_m}$, the latter one dominates the bandwidth. It is obvious that the only way to enhance the bandwidth is to enlarge the transconductance of input transistor. However it is not power efficient because the C_{gs} will increase as the g_m . Considering the practical settling behavior, it could be divided into two continuous parts, slewing and linear settling. If the current source is constant biased, in traditional SF, the current used to slewing is only constant current from current source. However, in self-biased SF, PMOS current sources are slewing too, boosting more current from a big input step




Fig. 10 Small signal model of the conventional SF combined with the passive track and hold stage




Fig. 11 Comparison of transient current of SF with/without self-biased in high speed slewing

actuation as shown in Fig. 11. This way does not require any more static current compared to the approach to promote the linear settling. The entire settling behavior is plotted in Fig. 12. The speed and gain are both improved obviously. From Fig. 13 it is found that the DC gain through the input range has been increased to a value just larger and the unity gain bandwidth (GBW) also has been enhanced to 4 GHz.

Replica source followers M_5 and M_6 with smaller size compared to main follower help to bias the back-gate of M_4 so that there is no body effect and bulk capacitor loading as shown in Fig. 8. Replica source followers employ self-biasing too to match the behavior of the main SF. MOS capacitors are inserted between followers' input and output to absorb the kickback noise [27] from back-ward circuits.

As shown in Fig. 14, the THA's signal to noise and distortion ratio (SNDR) is dominated by the 3rd harmonic




Fig. 12 Comparison of the entire settling behavior of SF w/o self-biased




Fig. 13 Comparison of DC gain and Unity gain bandwidth (GBW) w/o self-biasing

distortion. Under 1.056 GHz sampling rate, a 4.8 GHz input signal results in 52 dB SNDR, corresponding to 8 bit quantization resolution. It should be mentioned that self-biased SF will deteriorate the front-end linearity since the biasing current of SF is correlated to the input signal. But this effect could be neglected when the ADC's resolution is less than 6-bit with 2 bit margin.

5.2 Comparator

An offset self-calibrated comparator is used in this design as shown in Fig. 15 [28]. M_1 and M_2 form a sensing amplifier which is sensitive to the input voltage difference. It is followed by a dynamic latch. The whole dynamic comparator only consumes current when operation happens. Since the offset voltage of the differential pair mainly comes from the threshold spread of the input transistors, the self-calibration is designed to reduce its effect. When $clka$ is on, input common mode voltage V_{cmi} is given to the gate of the input transistors M_1 and M_2 . At the same time the switch $S2$ is on and a biasing voltage V_b , 200 mV defined by simulation to optimize the transient performance, is connected to the bottom plate of C_{os} . During the




Fig. 14 FFT of self-biased THA




Fig. 15 Circuit of the comparator

period, voltage of the top plate of C_{os} keeps increasing until M_1 and M_2 are turned-off. At this instant, the voltage stored in C_{os} is

$$V_{Cos1} = V_{cmi} - V_{t1} - V_b, \quad V_{Cos2} = V_{cmi} - V_{t2} - V_b. \quad (13)$$

Here V_{Cos} is voltage of C_{os} , V_t is the threshold voltage of the differential pair. So now the threshold spread is stored in these two voltages. In the next clock section, $clkb$, the differential input voltages from preamplifiers are given to the gate of M_1 and M_2 . Note that until now, the nodes D_{ip} and D_{in} are connected to supply voltage through S_6 meanwhile S_4 , S_5 , M_6 keep off. Then $clkL$'s up edge comes, turning on the S_1 and turning off S_2 and S_6 . The voltages at nodes D_{ip} and D_{in} due to the current difference in M_1 and M_2 reflect the input voltage. Through M_5 and M_6 , it also drives the latch to create the output level. And its common mode part will decrease quickly to turn off S_4 and turn on S_6 automatically. Finally the practical drive voltages are

$$\begin{aligned} V_{ov1} &= V_{cmi} + 0.5v_{in} - V_{Cos1} - V_{t1} = V_b + 0.5v_{in}, \\ V_{ov2} &= V_{cmi} - 0.5v_{in} - V_{Cos2} - V_{t2} = V_b - 0.5v_{in}. \end{aligned} \quad (14)$$

Offset has no effect on the final comparison result. Using self-calibrated comparator, a high frequency preamplifier




Fig. 16 Multi-phase clocks of ADC




Fig. 17 The full differential front-end amplifier used in the averaging and interpolation network

before comparator can be omitted to save power consumption. clk_r resets the top plate voltage of C_{os} . V_b is decided at 200 mV due to two facts: (1) it is the same value as the input common mode voltage and the similar reference generator could be used. (2) as shown in Eq. 14, lower V_b means lower overdrive voltage, which resulting in higher single transistor gain. This is helpful to attenuate the second stage offset referred to the comparator inputs.

ADC's clock waveform is shown in Fig. 16. As mentioned in Sect. 3, $clks$ controls the 1st THA. A digital divider is utilized to generate anti-phase $clk1$ and $clk2$ from $clks$. Considering channel 1 only, $clk1a$, $clk1b$, $clk1L$ and $clk1r$ are all generated from $clk1$.

5.3 The front-end amplifier

Figure 17 shows the full differential front-end amplifier used in the averaging and interpolation network. The matching and speed requirements are strict in this stage. Any bandwidth loss due to parasitics will result in serious linear distortion [19]. Equation 15 gives the minimum gain bandwidth product Aw_b , which depends on bias and load at the same time.

$$Aw_b = g_m R w_b = \frac{I_{bias}}{V_{ov}} R \frac{1}{RC_L} = \frac{I_{bias}}{V_{ov} C_L}. \quad (15)$$

Here I_{bias} is the single side bias current, V_{ov} is the overdrive voltage of the input transistor, C_L represents the loading




Fig. 18 The entire single channel flash ADC




Fig. 19 The layout of the single channel experimental ADC with area occupancy of $600 \times 400 \mu\text{m}^2$




Fig. 21 The spectrum of the single channel flash ADC using no special termination




Fig. 20 The spectrum of the single channel flash ADC using asymmetric spatial filter scheme




Fig. 22 The FFT plot of the designed parallel ADC at $f_{in} = 4.8 \text{ GHz}$




Fig. 23 The FFT plot of the designed parallel ADC at $f_{in} = 0.5$ GHz

capacitor. MOS capacitors are inserted between the output and the input in both sides to absorb kickback charge from back-end comparator further.

6 Post simulation results

6.1 Single channel flash ADC

The entire single channel flash ADC for sub-sampling IR-UWB receiver is shown in Fig. 18. A resistive ladder and two reference buffers are utilized to generate original reference voltage for the averaging and interpolation network. By interpolation topology, half of the front-end amplifiers are omitted to save power consumption. Thermometer codes B_0 to B_{14} are given to a decoder to be translated to the Binary codes. The proposed asymmetric spatial filter termination scheme is applied [25]. The experimental ADC is designed in SMIC 0.13 μm CMOS technology with a 1.2 V power supply. The high speed self-biased THA samples the input signal and its output goes through the averaging network to the comparators array. The circuit is designed with averaging resistance between each preamplifier of 600 Ω , loading resistance of preamplifier of 660 Ω , and termination

resistance R_T of 4.8 k Ω [25]. The utilized P+ Poly SAB resistor has 3-sigma value at 0.5 % level, which is high enough for 4-bit resolution in our Ultra-Wideband application. At the same time, if high matching behavior is required, the mirrored shuffle layout pattern can be utilized for higher accuracy as mentioned in [29]. The layout of the ADC is shown in Fig. 19 and it occupies an active chip area of 0.6 mm^2 , pads included. The ADC with and without asymmetric filtering scheme is simulated both at the sub-sampling full swing input. Their output spectrum is depicted in Figs. 20 and 21 respectively. With the use of the asymmetrical filtering scheme, a 25.8 dB SNDR and 35.9 dB SFDR results in 4-bit effective number of bit (ENOB), at the same time 8.7 dB linearity loss happens without asymmetric termination. It can be concluded that the proposed termination technique is a power efficient way to improve the low-to-medium resolution flash ADC [25].

6.2 Parallel ADC for IR-UWB receiver

The entire parallel flash ADC is simulated at a 4.8 GHz input tone with the twice sampling THA. The master clock is generated from a buffered sinusoidal waveform by inverters. The SNDR and SFDR of ADC is 25.8 and 35.9 dB respectively. Figure 22 shows the spectrum of the ADC using 4,096-points FFT. The dynamic performance at relative low frequency is shown in Fig. 23. There is almost no loss of dynamic performance in parallel converter compared to the previous result. This phenomenon results from the reliability of the THA front-end. In fact the THA is designed with sufficient margin to be compatible to the parallel operation. To evaluate the performance of the simulated converter, the FoM defined by $Power/(2^{ENOB} \times 2ERBW)$ is used, where $ERBW$ and $ENOB$ are the effective resolution bandwidth and effective number of bits, respectively. A FoM value of 0.24 pJ/step indicates the design efficiency while the converter consumes 36 mW power. A short summary of the post simulation results and comparison to other results (state-of-art) are listed in Table 1.

Table 1 Summary of the post simulation results

	This study	Ito and Itakura [23]	El-Chammas and Murmann [15]	Sundstrm and Alvandpour [30]	Ying et al. [31]	Choi et al. [32]
Input bandwidth (GHz)	4.8	1.5	8	0.3	0.65	2.5
CMOS technology (nm)	130	65	65	90	130	65
Supply (V)	1.2	1	1.1	1.2	1.2	1.3
SNDR (dB)	25.8	27.6	25.1	26	32	33
Power (mW)	36	36	81	30.2	170	1.62
FoM (pJ/step)	0.24	0.6	0.35	3.28	3.81	1.62

7 Conclusion

A 2.112 GS/s 4-bit parallel flash ADC is designed in 0.13 μm CMOS technology for sub-sampling IR-UWB receiver. An improved asymmetric averaging termination technique is used to tackle the boundary offset. To save the power consumption, a self-calibrated comparator is proposed without preamplifier. A self-biased twice sampling THA is adopted to ensure the linearity and sufficient bandwidth for parallel operation. Simulation shows that 36 mW is paid for 25.8 dB SNDR and 35.9 dB SFDR with 4.8 GHz input signal. The FoM is equal to 0.24 pJ/step.

References

1. Yao, Q., Wang, F.-Y., Gao, H., Wang, K., & Zhao, H. (2007). Location estimation in ZigBee Network based on fingerprinting. In *Vehicular electronics and safety. ICVES. IEEE International Conference on*, December 2007, pp. 1–6.
2. Terada, T., Fujiwara, R., Ono, G., Norimatsu, T., Nakagawa, T., Miyazaki, M., Suzuki, K., Yano, K., Maeki, A., Ogata, Y., Kobayashi, S., Koshizuka, N., & Sakamura, K. (2009). Intermittent operation control scheme for reducing power consumption of UWB-IR receiver. *IEEE Journal of Solid-State Circuits*, 44(10), 2702–2710.
3. Zhang, F., Jha, A., Gharpurey, R., & Kinget, P. (2009). An agile, ultra-wideband pulse radio transceiver With discrete-time wideband-IF. *IEEE Journal of Solid-State Circuits*, 44(5), 1336–1351.
4. Iida, S., Tanaka, K., Suzuki, H., Yoshikawa, N., Shoji, N., Griffiths, B., Mellor, D., Hayden, F., Butler, I., & Chatwin, J. (2005). A 3.1 to 5 GHz CMOS DSSS UWB transceiver for WPANs. In *Solid-state circuits conference. Digest of Technical Papers. ISSCC. 2005 IEEE International Vol. 1*, February 2005, pp. 214–594.
5. Thoppay, P. E., Dehollain, C., Green, M. M., & Declercq, M. J. (2011). A 0.24-nJ/bit super-regenerative pulsed UWB receiver in 0.18- μm CMOS. *IEEE Journal of Solid-State Circuits*, 46(11), 2623–2634.
6. Yu, H., & Chang, M.-C. F. (2008). A 1-V 1.25-GS/S 8-bit self-calibrated flash ADC in 90-nm digital CMOS. *IEEE Transactions on Circuits and Systems II*, 55(7), 668–672.
7. Lin, Y.-Z., Liu, Y.-T., & Chang, S.-J. (2007). A 5-bit 4.2-GS/s flash ADC in 0.13- μm CMOS. In *Custom Integrated Circuits Conference. CICC '07. IEEE*, September 2007, pp. 213–216.
8. Wang, S., & Hong, Z. (2010). Design of 4-bit parallel sub-sampling A/D converter for IR-UWB receiver. In *Electronics, Circuits, and Systems (ICECS). 17th IEEE International Conference on*, December 2010, pp. 1049–1052.
9. Klymenko, O., Fischer, G., & Martynenko, D. (2008). A high band non-coherent impulse radio UWB receiver. In *Ultra-Wideband, 2008. ICUWB. IEEE International Conference on*, September 2008, vol. 3, pp. 25–29.
10. Dehollain, C., Curty, J.-P., Declercq, M., & Joehl, N. (2008). *Design and optimization of passive UHF RFID systems*, Springer: New York.
11. Blazquez, R., Newaskar, P. P., Lee, F. S., & Chandrakasan, A. P. (2005). A baseband processor for impulse ultra-wideband communications. *IEEE Journal of Solid-State Circuits*, 40(9), 1821–1828.
12. Vaughan, R. G., Scott, N. L., & White, D. R. (1991). The theory of bandpass sampling. *IEEE Transactions on Signal Processing*, 39(9), 1973–1984.
13. Colli-Vignarelli, J., & Dehollain, C. (2011). A discrete-components impulse-radio ultrawide-band (IR-UWB) transmitter. *IEEE Transactions on Microwave Theory and Techniques*, 59(4), 1141–1146.
14. Qin, B., Wang, X., Xie, H., Lin, L., Tang, H., Wang, H., Chen, H., Zhao, B., Yang, L., & Zhou, Y. (2010). 1.8 pJ/Pulse programmable gaussian pulse generator for full-band noncarrier impulse-UWB transceivers in 90-nm CMOS. *IEEE Transactions on Industrial Electronics*, 57(5), 1555–1562.
15. El-Chammas, M., & Murmann, B. (2010). A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration. In *VLSI Circuits (VLSIC), 2010 IEEE Symposium on*, June 2010, pp. 157–158.
16. Wang, S., Maheshwari, V., & Serdijn, W. A. (2010). Instantaneously companding baseband SC low-pass filter and ADC for 802.11a/g WLAN receiver. In *Circuits and Systems (ISCAS), Proceedings of 2010 IEEE International Symposium on*, 30 2010–June 2 2010, pp. 2215–2218.
17. El-Chammas, M., & Murmann, B. (2009). General analysis on the impact of phase-skew in time-interleaved ADCs. *IEEE Transactions on Circuits and Systems I* 56(5), 902–910.
18. Hwang, Y.-S., Huang, P.-H., Hwang, B.-H., & Chen, J.-J. (2009). An efficient power reduction technique for CMOS flash analog-to-digital converters. *Analog Integrated Circuits and Signal Processing*, 61, 271–278.
19. Sansen, W. (2006). *Analog design essentials*. Berlin: Springer.
20. Pelgrom, M. J. M., Duinmaijer, A. C. J., & Welbers, A. P. G. (1989). Matching properties of MOS transistors. *IEEE Journal of Solid-State Circuits*, 24(5), 1433–1439.
21. Kattmann, K., & Barrow, J. (1991). A technique for reducing differential non-linearity errors in flash A/D converters. In *Solid-State Circuits Conference, 1991. Digest of Technical Papers. 38th ISSCC, 1991 IEEE International*, February 1991, pp. 170–171.
22. Bult, K., & Buchwald, A. (1997). An embedded 240-mW 10-b 50-MS/s CMOS ADC in 1- μm^2 . *IEEE Journal of Solid-State Circuits*, 32(12), 1887–1895.
23. Ito, T., & Itakura, T. (2010). A 3-GS/s 5-bit 36-mW flash ADC in 65-nm CMOS. In *Solid State Circuits Conference (A-SSCC), 2010 IEEE Asian*, November 2010, pp. 1–4.
24. Figueiredo, P. M., & Vital, J. C. (2004). Averaging technique in flash analog-to-digital converters. *IEEE Transactions on Circuits and Systems I*, 51(2), 233–253.
25. Wang, S., Dehollain, C., Hong, Z. (2012). A termination scheme using intended asymmetric spatial filter response for averaging flash A/D converter. *Analog Integrated Circuits and Signal Processing*, 72, 251–257.
26. Pan, H., & Abidi, A. A. (2003). Spatial filtering in flash A/D converters. *IEEE Transactions on Circuits and Systems II*, 50(8), 424–436.
27. Figueiredo, P. M., & Vital, J. C. (2006). Kickback noise reduction techniques for CMOS latched comparators. *IEEE Transactions on Circuits and Systems II*, 53(7), 541–545.
28. Miyahara, M., Matsuzawa, A. (2009). A low-offset latched comparator using zero-static power dynamic offset cancellation technique. In *Solid-State Circuits Conference, 2009. A-SSCC 2009. IEEE Asian*, November 2009, pp. 233–236.
29. van der Wagt, J. P. A., Chu, G. G., & Conrad, C. L. (2004). A layout structure for matching many integrated resistors. *IEEE Transactions on Circuits and Systems I*, 51(1), 86–190.
30. Sundström, T., & Alvandpour, A. (2010). A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS. *Analog Integrated Circuits and Signal Processing*, 64, 215–222.
31. Lin, Y.-Z., Lin, C.-W., & Chang, S.-J. (2008). A 2-GS/s 6-bit flash ADC with offset calibration. In *Solid-State Circuits Conference, 2008. A-SSCC '08. IEEE Asian*, November 2008, pp. 385–388.

32. Choi, M., Lee, J., Lee, J., & Son, H. (2008). A 6-bit 5-GSample/s Nyquist A/D converter in 65 nm CMOS. In *VLSI Circuits, 2008 IEEE Symposium on*, June 2008, pp. 16–17.



Shenjie Wang received the B.S. degree from Nanjing University of Aeronautics and Astronautics (NUAA) in 2006, and the M.S. degrees in Microelectronics from both TU-Delft and Fudan University respectively. In 2010, he worked as intern with Yunchip Microelectronics, Kunshan, China on the design of high performance pipeline ADC. He is currently working toward the Ph.D. degree at the Radio Frequency Integrated Circuits Group of EPFL, in the

subject of RFID based wireless sensor.



Catherine Dehollain received the degree in Electrical Engineering in 1982 and the Ph.D. degree in 1995, both from the Swiss Federal Institute of Technology in Lausanne (EPFL), Lausanne, Switzerland. From 1982 to 1984, she was a Research Assistant at the Electronics Laboratories (LEG), EPFL, where she was engaged in designing switched capacitor filters and studying MOS transistor modeling. In 1984, she joined the Motorola European

Center for Research and Development, Geneva, Switzerland, where

she designed integrated circuits applied to telecommunications. In 1990, she joined EPFL as a Senior Assistant at the “Chaire des Circuits et Systèmes” (CIRC) where she was involved in impedance broadband matching. Since 1995, she has been responsible at the RFICs Group, EPFL, for RF activities. She has been the technical project manager of the European projects, CTI projects, and the Swiss National Science Foundation projects dedicated to RF wireless micropower sensor networks and mobile phones. Since 1998, she has been a Lecturer at EPFL in the area of RF circuits, electric filters, and CAD tools. Since 2006, she has been a “Maitre d’Enseignement et de Recherche” (MER), EPFL. She is an author or coauthor of four scientific books and 50 scientific publications. Her current research interests include low-power analog circuits, biomedical remotely powered sensors, and electric filters.



Zhiliang Hong got BS from Chinese University of Science and Technology and then got Ph.D. degree in Swiss Federal Institute of Technology, Zurich (ETHZ). Since 1988 he was associate professor and since 1991 he is professor in Fudan University, Shanghai, PRC. He was associate researcher in Berkeley in 1989 spring semester and guest professor in University Hannover Germany in 1992–1994. Hong is working in the area of analog and RF IC.

He has published books “Computer Architecture and RISC Design” in Fudan Press in 1995 and “Analog Integrated Circuit Analysis and Design” in Science Press in Chinese in 2005. He has published more than 200 technical papers in analog, mixed signal, RF integrated circuits and SOC.