



# DC and analog/RF performance analysis of gate extended U-shaped channel tunnel field effect transistor

Radhe Gobinda Debnath<sup>1</sup> · Karabi Baruah<sup>1</sup> · Srimanta Baishya<sup>1</sup>

Received: 6 October 2019 / Accepted: 7 April 2020 / Published online: 15 April 2020  
© Springer-Verlag GmbH Germany, part of Springer Nature 2020

## Abstract

The DC and Analog/RF performance of Gate Extended-U-shaped channel tunneling field-effect transistors (GE-UTFET) was examined in this study. The performance of the device was investigated through technology computer added design in terms of transconductance ( $g_m$ ), intrinsic capacitances ( $C_{gg}$ ,  $C_{gs}$ , and  $C_{gd}$ ), cut-off frequency ( $f_T$ ), and gain-bandwidth product ( $f_A$ ). Simulation results show that GE-UTFET has an improved DC characteristic than UTFET. Also, the better RF performance of GE-UTFET than UTFET makes it more suitable for high-frequency application which is attributed to the reduced miller capacitance ( $C_{gd}$ ) and enhanced  $g_m$ .

## 1 Introduction

Tunneling FET is considered as the most promising device to substitute the MOSFET device due to its sub 60 mV/decade subthreshold swing ( $SS$ ) and low leakage current. TFET is superior to MOSFET in terms of short channel effects (Wang et al. 2004; Choi et al. 2007; Avci et al. 2015). The major drawbacks faced by TFET devices are low ON-state current and intrinsic ambipolarity (Fuketa et al. 2015; Wang et al. 2016; Chen et al. 2014; Datta et al. 2014; Strangio et al. 2015; Dash et al. 2016). Unlike MOSFET, the working mechanism of TFET is Band to Band tunneling (BTBT). In n-TFET carriers injection depends on electrons BTBT from the valance band (VB) of degenerate p + source to the conduction band (CB) of the channel in presence of positive gate voltage (Bhuwalka et al. 2004; Ionescu 2008; Agarwal et al. 2010; Asra et al. 2011; Ionescu and Riel 2011; Verhulst et al. 2012). In this framework, we modify the SOI structure of U-shaped channel TFET (UTFET) (Wang et al. 2014) by extending the gate over the source pocket and propose a Gate-Extended-U-shaped channel TFET (GE-UTFET) structure. The proposed structure was simulated by means of sentaurus technology computer added design (TCAD) (Sentaurus 2014) to investigate the DC and analog/RF

performance. The performance of the UTFET and GE-UTFET are examined in terms of various parameter such as drain current ( $I_d$ ), transconductance ( $g_m$ ), subthreshold swing ( $SS$ ), total gate capacitance ( $C_{gg}$ ), gate-to-source capacitance ( $C_{gs}$ ), gate-to-drain capacitance ( $C_{gd}$ ), and RF FOMs like  $f_T$  and  $f_A$ .

The device structure and the methodology adopted for this study are elaborated in Sect. 2. The results of the investigation are present in Sect. 3. Finally, Sect. 4 concludes the study by summarizing important findings.

## 2 Device structure and methodology

The 2D schematic SOI structure of UTFET and GE-UTFET are shown in Fig. 1a, b respectively. Both the structures are identical except the extended gate over the source pocket region for GE-UTFET. Germanium source was used in the devices to improve the drive current due to its narrower bandgap as compared to silicon (Kim et al. 2009). Unlike planner TFET, the recessed gate is used in UTFET to increase the channel effective length. The line tunneling was incorporated in both the structures by introducing an L-shaped n + pocket region between the source and gate oxide (Wang et al. 2017; Cao et al. 2011; Abdi and Kumar 2014). The presence of both point tunneling (perpendicular to gate field) and line tunneling (parallel to gate field) enhance the ON-state current of GE-UTFET. Due to the extended gate over the pocket region the electric field increases in the region which induce

✉ Radhe Gobinda Debnath  
radhegdebnath@gmail.com

<sup>1</sup> National Institute of Technology, Silchar, Assam 788010, India





Fig. 1 2D schematic structure of a UTFET b GE-TFET

higher BTBT generation rate, and helps in increasing the drain current at ON-state for GE-UTFET. Figure 2a, b show the energy band profile of GE-UTFET and UTFET at ON-state. In GE-UTFET the gate length is extended up to  $L_{ext}$  in the source side so that it overlaps on the small n + pocket region. All the device parameters along with its dimensions are mentioned in Table 1. Gate material used in the structure was TiN with a work function of 4.66 eV. The drain doping ( $N_d = 1 \times 10^{18} \text{ cm}^{-3}$ ) was kept lower than source doping ( $N_a = 1 \times 10^{20} \text{ cm}^{-3}$ ) to restrain the ambipolar behavior (Narang et al. 2012). We studied the device performance of GE-UTFET for change in device geometric parameters like gate extension length ( $L_{ext}$ ), pocket doping ( $N_p$ ) and back gate voltage ( $V_{BG}$ ) applied at the substrate.

Different physical models used in the simulation for this study were Dynamic non-local BTBT model, Fermi–Dirac





Fig. 2 Energy Band profile of GE-UTFET and UTFET along a C1 cutline and b C2 cutline at ON state

Table 1 Device parameter and dimension

Parameter	Dimensions
Gate length ( $L_G$ )	10 nm
Gate height ( $H_G$ )	60 nm
Source height ( $H_S$ )	40 nm
Drain height ( $H_D$ )	20 nm
Pocket thickness ( $t_p$ )	5 nm
Gate oxide ( $\text{HfO}_2$ ) thickness ( $t_{ox}$ )	3 nm
Substrate doping concentration	$1 \times 10^{19} \text{ cm}^{-3}$
Pocket doping concentration ( $N_p$ )	$1 \times 10^{15} \text{ cm}^{-3}$
Buried oxide ( $\text{SiO}_2$ ) thickness ( $t_{BOX}$ )	5 nm
Extended gate length ( $L_{ext}$ )	7 nm

model, and doping dependent mobility model. Dynamic Non-local BTBT model with default parameter was included in the simulation for the non-local generation of electrons and holes and for a more accurate model of the tunneling process. Bandgap narrowing (BNG) model was used to incorporate the reduction in bandgap due to the high doping concentration in the semiconductor material.

Two cut-line C1 and C2 are considered at the source and pocket regions along the horizontal and vertical direction respectively to observe the tunneling phenomenon of the devices. The supply voltages used for this study were  $V_{DS} = 0.8$  V,  $V_{GS} = 1.5$  V. The back-gate voltage ( $V_{BG}$ ) of 0 V is considered for the analysis unless stated differently. At OFF-state ( $V_{GS} = 0$  V,  $V_{ds} = 0.8$  V) there are no vacant states available in the CB of the pocket region i.e. the VB of the source region is lying above the CB of the pocket region. Hence, no BTBT occurs from source to pocket. Whereas, at ON-state ( $V_{GS} = 1.5$  V,  $V_{DS} = 0.8$  V) as evident in Fig. 2, the positive gate voltage shifts conduction band of pocket region downward. Thus conduction band crosses the valance band of the source region and electron starts tunneling from source to pocket. It is clearly visible from the band diagram that the tunneling is more in case of GE UTFET as compared to the UTFET as the vacant state available in the former is more due to enhanced band banding. The gate extension over the pocket region in GE-UTFET increases the electric field at the tunneling interface which leads to the enhancement in band banding and subsequently reduces the tunneling width. The electron BTBT from source to channel through the pocket region for GE-UTFET is shown in Fig. 3.

The Average SS was extracted using the following expression,

$$AvgSS = \frac{VT - V_{off}}{\log(IT - I_{off})} \tag{1}$$




Fig. 3 Electron band to band tunneling ( $\text{cm}^{-3} \text{s}^{-1}$ ) for GE-UTFET

where  $V_{off}$  signifies the gate voltage at  $I_{off}$ . The threshold voltage,  $V_T$  was extracted using the constant current method at  $I_T = 1 \times 10^{-7}$  A. The important RF parameters  $f_T$  and  $f_A$  was extracted by performing small-signal analysis at 1 MHz. The frequency of unity current gain ( $f_A$ ) and gain-bandwidth product or GBW ( $f_A$ ) are expressed as (Vijayvargiya and Vishvakarma 2014),

$$f_T = \frac{gm}{2\pi(C_{gd} + C_{gs})} \tag{2}$$

$$f_A = \frac{gm}{2\pi 10 C_{gd}} \tag{3}$$


### 3 Results and analysis

The performance evaluation is done by both DC and analog performance analysis of the devices. The DC performance of UTFET and GE-UTFET are discussed in Sect. 3.1. The analog/RF performance in terms of  $C_{gg}$ ,  $C_{gs}$ ,  $C_{gd}$ ,  $f_T$ , and  $f_A$  is examined in Sect. 3.2.


#### 3.1 DC performance of GE-UTFET

Transfer characteristics curve for different drain voltages ranging from 0.1 V to 1.2 V is depicted in Fig. 4a. It is observed that both the ON and OFF-state current increases with an increase in drain voltage. The ambipolar current increases with drain voltage due to increase in drain to source tunneling. It is observed from Fig. 4b that as the extended gate length ( $L_{ext}$ ) over the pocket region increases, the ON current also increases. It is attributed to the increase in electric field at source pocket interface which in turn enhance the band banding at the tunneling interface. The variation of transfer characteristics with the  $n^+$  pocket doping concentrations ( $1 \times 10^{17} \text{ cm}^{-3}$  to  $1 \times 10^{19} \text{ cm}^{-3}$ ) keeping other parameters constant for GE-UTFET is shown in Fig. 4c. It is evident that the increase in the doping concentration of  $n^+$  pocket increases  $I_{on}$  of the device due to easier formation of inversion at the pocket region. But the off-state leakage current almost remains same with changing pocket doping concentration.


The effect of back-gate voltage ( $V_{BG}$ ) on the transfer characteristics are studied for Bulk (Yang 2016) and SOI structure of GE-UTFET. It is clear from Fig. 5 that back gate voltage ( $V_{BG}$ ) has no impact on the SOI structure because of the BOX layer at the device. But for bulk structure it affects the OFF-state leakage current as well as threshold voltage of the device. However, it does not influence the ON-state of the device. For  $V_{BG} = -1$  V, the  $I_{off}$  degraded to the order of  $10^{-9} \text{ A}/\mu\text{m}$  as compare with the  $\sim 10^{-13} \text{ A}/\mu\text{m}$  at  $V_{BG} = 0$  V. While, in case of



(a)



(b)




(c)


**Fig. 4**  $I_D$ - $V_G$  characteristics of GE-UTFET with a variation in **a**  $V_{DS}$ , **b**  $L_{ext}$ , **c**  $N_p$

$V_{BG} = 1$  V, the threshold voltage increases to 0.8 V from 0.55 V at  $V_{BG} = 0$  V.

The transfer characteristics of GE-UTFET and UTFET is shown in Fig. 6 for both linear and logarithmic scale. On




(a)



(b)

**Fig. 5** Impact of back-gate voltage on **a** SOI GE-UTFET, **b** bulk GE-UTFET



**Fig. 6** Transfer characteristics for GE-UTFET and UTFET

current of  $6.57 \times 10^{-4}$  A/ $\mu$ m is observed for GE-UTFET while UTFET gives an  $I_{on}$  of  $3.61 \times 10^{-4}$  A/ $\mu$ m. The

switching ratio,  $I_{off}$ ,  $I_{on}$ , and average  $SS$  of UTFET and GE-UTFET are compared and listed in Table 2. An improved ON-state current and sub-threshold swing are observed in case of GE-UTFET as compared with the UTFET.

The variation of transconductance with  $V_{GS}$  at  $V_{DS} = 0.8$  V has been analyzed for both the devices. A better result of  $g_m$  for the proposed structure as compared to UTFET is clearly visible from Fig. 7. The output characteristic of GE-UTFET and UTFET at different gate voltage ( $V_{GS} = 0.8$  V and 1.0 V) is depicted in Fig. 8. In GE-UTFET due to the extended gate over the pocket, the tunneling junction area experience more electric field result in more band bending and more current compared to UTFET.

### 3.2 Analog/RF performance of GE-UTFET


In this section, the analog/RF performances of the devices are examined in terms of  $C_{gg}$ ,  $C_{gd}$ ,  $C_{gs}$ ,  $f_T$ , and  $f_A$ . The dependence of the total gate capacitance  $C_{gg}$  on the supply voltage leads to the difference in RF performances of the devices under consideration.  $C_{gg}$  which is a combination of  $C_{gd}$  and  $C_{gs}$  is extracted using small-signal AC simulation at 1 MHz (Yang et al. 2010).

At low gate bias, gate capacitance comprises of parasitic capacitance due to lack of inversion layer. But as the gate voltage increases the inversion takes place from drain to source side which enhances the gate capacitance with gate bias (Paill et al. 2004).  $C_{gd}$  constitutes a larger fraction of total capacitance in TFET due to high source-channel potential barrier. The reduction in the potential barrier at channel-drain interface with gate voltage increases the  $C_{gd}$  exponentially. The gate capacitance is dominated by  $C_{gd}$  at higher gate voltage. Figure 9 shows the variation of intrinsic capacitances ( $C_{gg}$ ,  $C_{gs}$ , and  $C_{gd}$ ) for GE-UTFET and UTFET with the gate voltage. It is clear from Fig. 9 that due to the extended gate over the pocket region  $C_{gs}$  increases which reduce the miller capacitance  $C_{gd}$  of GE-UTFET.


Figures 10 and 11 shows the variation of  $f_T$  and  $f_A$  characteristics of GE-UTFET and UTFET with gate voltage. The  $f_T$  which is a function of  $g_m$  and  $C_{gg}$  has been extracted using (2). It is evident from Fig. 10 that  $f_T$

**Table 2** Performance comparison between GE-UTFET and UTFET

Performance parameters	GE-UTFET	UTFET
ON-state current (A/ $\mu$ m)	$6.57 \times 10^{-4}$	$3.61 \times 10^{-4}$
Off-state current (A/ $\mu$ m)	$2.57 \times 10^{-13}$	$2.61 \times 10^{-13}$
On/off ratio	$2.5 \times 10^9$	$1.3 \times 10^9$
Average SS (mV/dec)	50	52



**Fig. 7** Transconductance variation with gate voltage for GE-UTFET and UTFET



**Fig. 8** Output characteristics of GE-UTFET and UTFET

increases with gate bias. It is attributed to the increased transconductance with the gate voltage as discussed earlier.  $f_T$  attains the maximum and then falls with gate voltage due to the mobility degradation (Hoyniak et al. 2013). A higher value of  $f_T$  is observed due to reduced  $C_{gd}$  in case of GEUTFET.

As evident from (3) another RF figure of merit  $f_A$  is proportional to the ratio  $g_m/C_{gd}$ . Hence,  $f_A$  increases with gate voltage because of the enhanced  $g_m$  and reduced  $C_{gd}$  as shown in Fig. 11. As the transconductance of GE-UTFET ( $\sim 1.45 \times 10^{-3}$  S/ $\mu$ m) is higher than UTFET ( $\sim 9 \times 10^{-4}$  S/ $\mu$ m), the  $f_A$  is larger in GE-UTFET. After attaining the peak, GBW decreases with higher gate voltage due to mobility degradation and parasitic capacitance.




Fig. 9 Variation of a  $C_{gg}$ , b  $C_{gs}$  and c  $C_{gd}$  with gate voltage for GE-UTFET and UTFET




Fig. 10 Variation of  $f_T$  with gate voltage




Fig. 11 Gain Bandwidth products ( $f_A$ ) as functions of gate voltage

A significantly improved result of GBW is obtained for GE-UTFET.

### 4 Conclusion

The DC and RF performance comparisons of proposed structure GE-UTFET and UTFET are examined in this study by using Sentaurus TCAD tool. The simulation results reveal that a good average  $SS$  of 50 mV/decade and a switching ratio of the order of  $10^9$  are witnessed for GE-UTFET. Meanwhile, GEUTFET and UTFET show almost similar DC characteristics up to the gate voltage of 0.8 V. However, gradual differences are observed in their transfer characteristics for  $V_{GS}$  above 0.8 V due to the different electric field experienced by the pocket region. Due to the



lower miller capacitance and higher value of transconductance, the GE-UTFET have better frequency characteristics showing almost 62% more  $f_T$  and  $f_A$  than its counterpart UTFET. All the simulation results above demonstrate GE-UTFET is more suitable for a high-frequency application while comparing with UTFET. Furthermore, the role of back gate voltage on the electrical characteristics also demonstrated briefly in this paper.

It can be concluded from the results obtained in this study that the structural modification technique like gate overlap on source pocket can also be implemented to any TFET device with source pocket to enhance its analog and RF performance.

## References

- Abdi DB, Kumar MJ (2014) In-built N+ pocket p-n-p-n tunnel field-effect transistor. *IEEE Electron Device Lett* 35:1170–1172. <https://doi.org/10.1109/LED.2014.2362926>
- Agarwal S, Klimeck G, Luisier M (2010) Leakage-reduction design concepts for low-power vertical tunneling field-effect transistors. *IEEE Electron Device Lett* 31:621–623. <https://doi.org/10.1109/LED.2010.2046011>
- Asra R, Shrivastava M, Murali KVRM et al (2011) A tunnel FET for  $V_{DD}$  scaling below 0.6 V with a CMOS-comparable performance. *IEEE Trans Electron Devices* 58:1855–1863. <https://doi.org/10.1109/TED.2011.2140322>
- Avci UE, Morris DH, Young IA (2015) Tunnel field-effect transistors: prospects and challenges. *J Electron Device Soc* 3:88–95. <https://doi.org/10.1109/JEDS.2015.2390591>
- Bhuwalka KK, Sedlmaier S, Ludsteck AK et al (2004) Vertical tunnel field effect transistor. *IEEE Trans Electron Device* 51:279–282
- Cao W, Yao CJ, Jiao GF et al (2011) Improvement in reliability of tunneling field-effect transistor with p-n-i-n structure. *IEEE Trans Electron Devices* 58:2122–2126. <https://doi.org/10.1109/TED.2011.2144987>
- Chen Y, Fan M, Member S et al (2014) Evaluation of stability, performance of mixed TFET-MOSFET SRAM cell with write-assist circuits. *IEEE J Emerg Sel Top Circuits Syst* 4:389–399. <https://doi.org/10.1109/JETCAS.2014.2361072>
- Choi WY, Park B, Lee JD, Liu TK (2007) Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. *IEEE Electron Device Lett* 28:743–745
- Dash S, Shankar G, Prasad G (2016) Improved cut-off frequency for cylindrical gate TFET using source delta doping. *Proc Technol* 25:450–455. <https://doi.org/10.1016/j.protcy.2016.08.131>
- Datta S, Liu H, Narayanan V (2014) Tunnel FET technology: a reliability perspective. *Microelectron Reliab* 54:861–874. <https://doi.org/10.1016/j.microrel.2014.02.002>
- Fuketa H, Yoshioka K, Fukuda K, Mori T (2015) Design guidelines to achieve minimum energy operation for ultra low voltage tunneling FET logic circuits. *Jpn J Appl Phys* 54:4–9. <https://doi.org/10.7567/JJAP.54.04DC04>
- Hoyniak D, Nowak E, Anderson RL, Anderson RL (2013) Channel electron mobility dependence on lateral electric field in field-effect transistors. *J Appl Phys* 87:876–881. <https://doi.org/10.1063/1.371955>
- Ionescu AM (2008) New functionality and ultra low power: key opportunities for post-CMOS era. *Int Symp VLSI Tech Sys Appl* 21:72–73. <https://doi.org/10.1109/VTSA.2008.4530804>
- Ionescu AM, Riel H (2011) Tunnel field-effect transistors as energy-efficient electronic switches. *Nature* 479:329–337. <https://doi.org/10.1038/nature10679>
- Kim SH, Kam H, Hu C, Liu TK (2009) Germanium-source tunnel field effect transistors with record high  $I_{ON}/I_{OFF}$ . *Symp VLSI Technol* 2009:178–179
- Narang R, Saxena M, Gupta RS, Gupta M (2012) Assessment of ambipolar behavior of a tunnel FET and influence of structural modifications. *J Semicond Technol Sci* 12:482–491. <https://doi.org/10.5573/JSTS.2012.12.4.482>
- Pail G, R ICUM, Poincare A, Cedex A (2004) Influence of a Tunneling gate current on the noise performance of SOI MOSFETs. In: 2004 IEEE international SOI conference, pp 55–57
- Sentaurus User's Manual (2014) Synopsys Inc., Mountain View, CA. v.2014.06
- Strangio S, Palestri P, Esseni D et al (2015) Impact of TFET unidirectionality and ambipolarity on the performance of 6T SRAM cells. *IEEE J Electron Devices Soc* 3:223–232. <https://doi.org/10.1109/JEDS.2015.2392793>
- Verhulst AS, Vandenberghe WG, Maex K et al (2012) Tunnel field-effect transistor without gate-drain overlap. *Appl Phys Lett* 91:053102–053106. <https://doi.org/10.1063/1.2757593>
- Vijayvargiya V, Vishvakarma SK (2014) Effect of drain doping profile on double-gate tunnel field-effect transistor and its influence on device RF performance. *IEEE Trans Nanotechnol* 13:974–981. <https://doi.org/10.1109/TNANO.2014.2336812>
- Wang P, Hilsenbeck K, Nirschl T et al (2004) Complementary tunneling transistor for low power application. *Solid State Electron* 48:2281–2286. <https://doi.org/10.1016/j.sse.2004.04.006>
- Wang W, Sun Y, Wang H et al (2016) Investigation of light doping and hetero gate dielectric carbon nanotube tunneling field-effect transistor for improved device and circuit-level performance. *Semicond Sci Technol* 31:35002–35013. <https://doi.org/10.1088/0268-1242/31/3/035002>
- Wang W, Sun Y, Wang H et al (2017) Analog/RF performance of L and U-shaped channel tunneling field-effect transistors and their application as digital inverters. *Jpn J Appl Phys* 56:064102–064113. <https://doi.org/10.7567/JJAP.56.064102>
- Wang W, Wang P, Zhang C et al (2014) Design of U-shape channel tunnel FETs with SiGe source regions. *IEEE Trans Electron Devices* 61:193–197. <https://doi.org/10.1109/TED.2013.2289075>
- Yang Y, Tong X, Yang L et al (2010) Tunneling field-effect transistor : capacitance components and modeling. *IEEE Electron Device Lett* 31:752–754. <https://doi.org/10.1109/LED.2010.2047240>
- Yang Z (2016) Tunnel field-effect transistor with an L-shaped gate. *IEEE Electron Device Lett* 37:839–842. <https://doi.org/10.1109/LED.2016.2574821>

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.