TECHNICAL PAPER



# **Effect of structured parameters on the hot‑carrier immunity of transparent gate recessed channel (TGRC) MOSFET**

 $A$ jay  $Kumar<sup>1</sup> \cdot Neha Gupta<sup>1</sup> \cdot Rishu Chaujar<sup>1</sup>$ 

Received: 18 August 2015 / Accepted: 20 March 2016 / Published online: 25 April 2016 © Springer-Verlag Berlin Heidelberg 2016

**Abstract** In this work, the impact of parameter variation on hot-carrier effect immunity in transparent gate recessed channel (TGRC)—MOSFET based on the hydrodynamic energy transport model have been studied. The parameters of TGRC-MOSFET investigated include the oxide thickness, negative junction depth, and substrate doping. TCAD analysis shows the performance of TGRC-MOSFET in terms of transfer characteristics, transconductance, electric feld, electron velocity, electron mobility and electron temperature. The simulation results indicate the improved hotcarrier immunity for TGRC-MOSFET in 30 nm device.

# **1 Introduction**

The size of MOSFET's has been constantly scaled down to achieve advanced speed and packing density in VLSI technology. Apart from the intricacy of designing devices at these nanometer scales, high power dissipation and an increase in device temperature are prime concerns in semiconductor device design. The hot-carrier deprivation becomes the severe limitation to the reliability of nanometer devices and the packing density of VLSI (Ren and Hao [2002\)](#page-7-1). Hot-carrier effect can be suppressed by reducing the supply voltage and gate oxide thickness (Fiegna et al. [1994](#page-6-5)),

 $\boxtimes$  Rishu Chaujar rishu.phy@dce.edu Ajay Kumar ajaykumar@dtu.ac.in Neha Gupta

nehagupta@dtu.ac.in

<sup>1</sup> Department of Engineering Physics, Delhi Technology University, Delhi 110042, India but the supply voltage and gate oxide thickness are becoming inherent limits in nanometer regime. Under the infuence of high lateral felds in short-channel MOSFETs, carriers in the channel and pinch-off regions of the transistor reach non-equilibrium energy distributions. The generation of these hot-carriers is the primary source of several reliability problems (Gupta et al. [2014](#page-6-0)). Hot-carriers can acquire sufficient energy to surmount the energy barrier at the Si- $SiO<sub>2</sub>$  interface or tunnel into the oxide (Kumar et al. [2014b](#page-7-0)).

In MOSFETs, the substrate's hot carriers have been attracted towards the source and the drain electrode by the strong channel electric feld before they get to interface when the device is scaled down to 100 nm regime. Therefore, sharp decrement in substrate hot-carrier is observed and then the infuence of channel hot-carrier plays a dominant role in 100 nm device degradation (Ren and Hao [2002](#page-7-1)). These kind of mobile carriers in device create some physical damage which might change the device characteristics. Numerous device engineering schemes and novel device structures have been reported in the literature to overcome the problems arising from downscaling of device dimensions. Further scaling has faced serious limitations with respect to fabrication technology and device performances. Many solutions are proposed to overcome these limitations. Some of the solutions include such as SOI MOSFET (An et al. [2004\)](#page-6-1), multi-gate MOSFET (Biswal et al. [2015\)](#page-6-2), Recessed Channel (RC) MOSFET (Chaujar et al. [2008b](#page-6-3)), GAA MOSFET (Moreno et al. [2015](#page-7-2)), Silicon Nanowire MOSFET (Gupta et al. [2015a](#page-6-4), [b](#page-6-4)) etc. Conventional Recessed Channel MOSFET (CRC) MOS-FET improves the short channel effects (SCEs) and HCEs appreciably because of the presence of groove which splits the source and drain regions.

In TGRC-MOSFET (Kumar et al. [2015](#page-7-3), [2016a](#page-7-4), [b\)](#page-7-5), a transparent conducting oxide is used instead of a metallic gate as it has a relatively high concentration of free electrons in its conduction band. The free electros are arise either from defects in material or from extrinsic dopants, the impurity levels of which lie near the conduction band edge. Transparent conducting oxides open a broad range of power saving optoelectrical circuits. Electrical conductivity and optical transparency of indium tin oxide (ITO) is quite high and the ease with which it can be deposited as a thin film makes it a desirable option. The circuit can be improved by using ITO since it decreases the device power consumption (Pammi et al. [2011](#page-7-6)).

The metal gate is replaced by a transparent conducting oxide (Edwards et al. [2004](#page-6-6); Kawazoe and Ueda [1999\)](#page-6-7) called ITO. ITO is a solid solution with doped impurity of indium oxide  $(In_2O_3)$  and tin oxide  $(SnO_2)$ . Commercially available ITO has a resistivity in the order of  $1 \times 10^{-5}$  Ω-cm (Minami [2005](#page-7-7)). It is transparent and colorless in thin layers. ITO is one of the most widely used transparent conducting oxides because of its two chief properties, its electrical conductivity and optical transparency as well as the ease with which it can be deposited as a thin flm (Chaujar et al. [2008a,](#page-6-8) [b\)](#page-6-3).

## **2 Device structure and its description**

A schematic representation of the TGRC-MOSFET is shown in Fig. [1](#page-1-0). ITO is a transparent conducting material and shows high transparency as well as good conducting material when the workfunction is 4.7 eV. Total gate length is 30 nm. Oxide thickness is varying from 1 nm to 3 nm and negative junction depth is varying from 5 nm to 15 nm. Here substrate doping is p-type with concentration of  $1 \times 10^{16}$ cm<sup>-3</sup> and source/drain are n-type with uniform doping  $1 \times 10^{19}$ cm<sup>-3</sup>. All the simulation have been done using ATLAS device simulator. Figure [1](#page-1-0)b shows the meshing in different regions of the device.

#### **3 Simulation methodology and calibration**

The simulations are based on the inversion layer Lombardi capacitance–voltage-temperature (CVT) mobility model with the Auger recombination model and Shockley-Read– Hall (SRH) for minority carrier recombination. Further, the hydrodynamic energy transport model comprising of the continuity equations, energy balance equations of the carriers, momentum transport equations and the Poisson equation have been used (ATLAS User's Manual [2014](#page-6-9)).

Calibration of model parameters used in simulation has been performed according to the published results obtained (Granzner et al. [2006](#page-6-10)) using above mentioned models and the results are shown in Fig. [2.](#page-1-1) The data has been extended (Granzner et al. [2006\)](#page-6-10) and then plotted.



<span id="page-1-0"></span>**Fig. 1 a** Schematic structure of transparent gate recessed channel MOSFET. **b** 2-D meshed structure of transparent gate recessed channel MOSFET



<span id="page-1-1"></span>**Fig. 2** Calibration with the published result,  $I_{ds} - V_{gs}$  characteristics of 40 nm gate length TGRC-MOSFET

#### **4 Result and discussion**

## **4.1 Effect of oxide thickness**

If gate length is scaled down to 25 nm with 1.6 nm oxide thickness then,  $I_{\text{OFF}}$  is 70 nA while if gate length is reduced below 20 nm (18 nm) with oxide thickness below 1.5 nm (1.3 nm), then  $I_{OFF}$  increases above 100 nA due to quantum effects and tunneling of electron and causes SCEs (mainly increase in  $I_{\text{OFF}}$ ) (Hu [2009](#page-6-11); Iwai [2009\)](#page-6-12) as mentioned in ITRS. Thus, there is need to optimize the value of oxide thickness. Therefore in this section, hotcarrier reliability of TGRC is studied in terms of oxide thickness.

In this section, the effects of oxide thickness variation have been observed. Figure [3](#page-2-0) reflects the variation of the drain current  $(I_{ds})$  and Transconductance  $(g<sub>m</sub>)$  along the channel in TGRC-MOSFET at different oxide thickness. When oxide thickness is reduced from 3 to 1 nm,  $I_{ds}$  and  $g_m$  are enhanced because of more free charge carriers are generated in the channel due to the incorporation of ITO in gate region. These free charge carriers are contributing to enhancing the drain current. Thus, there are very less number of charge carriers which increases the hot-carriers in the channel and therefore hot carriers are reduced with the reduction of oxide thickness.

The hot-carrier effect is very sensitive to the electric feld in the channel region (Ren and Hao [2002](#page-7-1)). Figure [4](#page-2-1) shows variation of the electric feld along the channel in TGRC-MOSFET at different oxide thickness. It is evident from Fig. [4](#page-2-1) that electric feld is very high on the source side as compared to drain side when the oxide



thickness is 1 nm. If the oxide thickness is decreased from 3 to 2 nm, the electric feld increases 29 % at the source side and increases 82 % when oxide thickness reduces from 2 to 1 nm, thus refecting that if electric feld is less at the drain side as compared to source side then the hot carrier generation will drop (Chaujar et al. [2008c](#page-6-3)).

Variation of electron temperature along the channel for TGRC-MOSFET at different oxide thickness is shown in Fig. [5.](#page-2-2) For improved device performance, electron temperature should be low (Kumar et al. [2014b\)](#page-7-0). When oxide thickness is reduced from 3 to 2 nm and then to 1 nm, the electron temperature reduces by 4.97 %. It is clearly evident that hot-carrier-effect is less pronounced when oxide



<span id="page-2-1"></span>**Fig. 4** Variation of electric feld along the channel in TGRC-MOS-FET at various oxide thicknesses



<span id="page-2-0"></span>**Fig. 3** Variation of drain current  $(I_{ds})$  and transconductance  $(g_m)$ w.r.t. gate to source voltage  $(V_{gs})$  in TGRC-MOSFET at different oxide thickness



<span id="page-2-2"></span>**Fig. 5** Variation of electron temperature along the channel for TGRC-MOSFET at various oxide thicknesses



<span id="page-3-0"></span>**Fig. 6** Variation of electron velocity along the channel in TGRC-MOSFET at various oxide thicknesses



<span id="page-3-1"></span>**Fig. 7** Variation of electron mobility along the channel in TGRC-MOSFET at various oxide thicknesses

thickness is reduced. In the same manner, electron velocity increases at the source side nearly 19 % if oxide thickness decreases from 3 to 2 nm and increases 95 % when oxide thickness reduces from 2 to 1 nm as shown in Fig. [6](#page-3-0).

Figure [7](#page-3-1) shows the variation of electron mobility along the channel for TGRC-MOSFET at various oxide thicknesses. Electron mobility is high at source side in TGRC-MOSFET when oxide thickness is 1 nm and it is further decreases for 2 and 3 nm respectively. Electron mobility is lower at the drain side of 1 nm oxide thickness and increases when  $t_{ox}$  increases from 1 to 2 nm and further from 2 to 3 nm. Four scattering mechanisms largely stimulate the mobility of charge carriers in ITO thin flms: lattice scattering, ionized impurity scattering, neutral impurity scattering, and grain boundary scattering (Thilakan and Kumar [1997\)](#page-7-8).

## **4.2 Effect of negative junction depth (NJD)**

Further, different parameters of TGRC-MOSFET have been evaluated by the variation of negative junction depth (NJD). When NJD is reduced from 15 to 10 nm and from



<span id="page-3-2"></span>**Fig. 8** Variation of drain current  $(I_{ds})$  and transconductance  $(g_m)$ w.r.t. gate to source voltage  $(V_{gs})$  in TGRC-MOSFET at different NJDs



<span id="page-3-3"></span>**Fig. 9** Electric feld variation along the channel for TGRC-MOSFET at different NJDs

10 to 5 nm, drain current is enhanced by 26 and 17.5 % while transconductance is enhanced by 20 and 2.9 % respectively as decreasing the NJD causes more number of charge carriers to surpass from drain to source and hence, there is less impact of corner effect in TGRC-MOSFET. Thus hot-carriers are reduced causing an increase in drain current and transconductance as shown in Fig. [8.](#page-3-2)

Figure [9](#page-3-3) shows electric feld variation along the channel for TGRC-MOSFET at different NJDs. When NJD is reduced from 15 to 10 nm and further from 10 nm to 5 nm, it is observed that electric feld is increased at source side by 6.8 and 18.8 % respectively while it decreases at the drain side. So we can say that with a rise in NJD, the reduction in the electric feld at the drain end can be interpreted as a



<span id="page-4-0"></span>**Fig. 10** Electron temperature variation along the channel for TGRC-MOSFET at different NJDs



<span id="page-4-1"></span>**Fig. 11** Electron velocity variation along the channel for TGRC-MOSFET at different NJDs

reduction in hot carrier effects, higher device breakdown voltage and lower impact ionization (Kumar et al. [2014b\)](#page-7-0).

Moreover, the variation of electron temperature has been observed at different NJDs. When NJD reduces from 15 to 10 nm and from 10 to 5 nm, then electron temperature is reduced by 27.3 and 24.1 % respectively at the drain side due to the incorporation of ITO (Kumar et al. [2015\)](#page-7-3) as shown in Fig. [10](#page-4-0). Figure [11](#page-4-1) shows electron velocity variation along the channel for TGRC-MOSFET at different NJD. It is clearly evident from Fig. [11](#page-4-1) that electron velocity increases on the source side as compared to drain side when NJD varies from 15 to 10 nm and further, 10 to 5 nm by 61.4 and 70.6 % respectively which reduced the hot carrier effects.

Electron mobility at the source is higher and lower at drain side when NJD is 15 nm and it reduces if the NJD reduces from 15 to 10 nm and further from 10 to 5 nm then the electron mobility enhanced by 0.7 and 2.6 % respectively as shown in Fig. [12.](#page-4-2) The main purpose of NJD is to eliminate short channel effects in the device. If NJD is tuned, then the probability of short channel effects will be less, but we need the reduction of short channel effects as well as higher mobility at source side for higher performance of the device. Here, optimized the device performance in terms of reduced SCEs and enhanced electron mobility. Higher electron mobility leads to a device for high switching applications such as logic gates.



<span id="page-4-2"></span>**Fig. 12** Electron mobility variation along the channel for TGRC-MOSFET at different NJDs

#### **4.3 Effect of substrate doping**

Yadav and Rana [\(2012](#page-7-9)) reported that if the substrate (channel) doping reduces, threshold voltage also reduces due to which driving current  $(I_{ON})$  and thus electron mobility enhances. Due to this reason, there is a need to study the effect of substrate doping on the performance of our proposed device. In this section, the efficacy of substrate doping on hot-carrier effects of TGRC-MOSFET has been studied.

Figure [13](#page-5-0) refects the variation of drain current and transconductance in accordance with substrate doping. Both drain current and transconductance are enhanced with the reduction of substrate doping owing to reduction in threshold voltage of device due to more recombination of charge carriers and thus impact ionization of charge carriers are reduced causing the drain current and transconductance to enhance by 57.4 and 18 % respectively when substrate doping is reduced from 1e17 to 1e15  $\text{cm}^{-3}$  in TGRC-MOS-FET. Due to this, the gate controllability is improved and hot-carrier effects are reduced.

Further, the effect of substrate doping on the electric feld has been observed. Figure [14](#page-5-1) refects the variation of the electric feld along the channel, and it is observed that when substrate doping is reduced from 1e17 to 1e15 cm−<sup>3</sup> , the electric feld is enhanced by 2.3 % on the source side and reduced by 3.7 % at the drain side. Hence, the less electric feld at the drain side reduces hotcarriers in the TGRC-MOSFET. Thus, reduction in hotcarrier effects leads to TGRC-MOSFET for high switching applications.

Figure [15](#page-5-2) shows the variation of electron temperature along the channel length with a variation of substrate doping and it is clearly observed that the electron temperature is reduced by 6.67 % when substrate doping is reduced.



<span id="page-5-0"></span>**Fig. 13** Variation of drain Current  $(I_{ds})$  and transconductance  $(g_m)$ w.r.t. gate to source voltage ( $V_{gs}$ ) in TGRC-MOSFET at different substrate doping



<span id="page-5-1"></span>**Fig. 14** Variation of electric feld along the channel in TGRC-MOS-FET at various substrate doping



<span id="page-5-2"></span>**Fig. 15** Variation of electron temperature along the channel in TGRC-MOSFET at different substrate doping



<span id="page-5-3"></span>**Fig. 16** Electron velocity along the channel in TGRC-MOSFET at different substrate doping



<span id="page-6-13"></span>**Fig. 17** Electron mobility along the channel in TGRC-MOSFET at different substrate doping

Thus, more hot-carrier immunity is observed when substrate doping reduces from 1e17 to 1e15  $cm^{-3}$ . Similar kind of work has been reported by Yadav and Rana [\(2012](#page-7-9)). Further, more hot-carrier degradation is observed in terms of electron velocity along the channel with the variation of substrate doping. Figure [16](#page-5-3) shows that electron velocity is 28 % higher at source side as compared to drain side and it is increased when substrate doping is reduced from 1e17 to 1e15 cm−<sup>3</sup> . When substrate doping reduces then the velocity of charge carriers is more at the source end as compared to drain end.

Moreover, the efficacy of substrate doping variation on hot-carrier effects is observed in terms of electron mobility. Figure [17](#page-6-13) depicts that electron mobility is higher (35.5 %) on the source side as compared to drain side and it is further enhanced when substrate doping is reduced from 1e17 to 1e15 cm−<sup>3</sup> . Electron mobility is inversely proportional to temperature. Thus, mobility is enhanced with the reduction of substrate doping; hence, the electron temperature is decreased in TGRC-MOSFET, which leads to TGRC-MOSFET for high-temperature applications.

## **5 Conclusion**

Effect of structured parameters, such as NJD, oxide thickness and substrate doping are investigated to study the device's hot-carrier immunity. This study proves that the TGRC-MOSFET has a high hot-carrier immunity which is infuenced by geometrical structure intensely. By reducing the oxide thickness and enhancing NJD, the capability of hot-carrier-immunity can be further increased. Thus, TGRC-MOSFET is a reliable device for high-performance applications in low power CMOS technology.

**Acknowledgments** The authors would like to express gratitude to Microelectronics Research Lab, Department of Engineering Physics, Delhi Technological University and Department of Science and Technology (DST) to carry out this work.

#### **References**

- <span id="page-6-1"></span>An X, Huang R, Zhao B, Zhang X, Wang Y (2004) Design guideline of an ultra-thin body SOI MOSFET for low-power and highperformance applications. Semicond Sci Technol (IOP) 19:347– 350. doi[:10.1088/0268-1242/19/3/009](http://dx.doi.org/10.1088/0268-1242/19/3/009)
- <span id="page-6-9"></span>ATLAS User's Manual (2014) SILVACO Int., Santa Clara, CA
- <span id="page-6-2"></span>Biswal SM, Baral B, De D, Sarkar A (2015) Analytical subthreshold modeling of dual material gate engineered nano-scale junctionless surrounding gate MOSFET considering ECPE. Superlattices Microstruct 82:103–112. doi[:10.1016/j.spmi.2015.02.018](http://dx.doi.org/10.1016/j.spmi.2015.02.018)
- <span id="page-6-8"></span>Chaujar R, Kaur R, Saxena M, Gupta M, Gupta RS (2008a) TCAD assessment of gate electrode workfunction engineered recessed channel (GEWE-RC) MOSFET and its multilayered gate architecture—part I: hot-carrier-reliability evaluation. IEEE Trans Electron Devices 55(10):2602–2612. doi[:10.1109/](http://dx.doi.org/10.1109/TED.2008.2003085) [TED.2008.2003085](http://dx.doi.org/10.1109/TED.2008.2003085)
- <span id="page-6-3"></span>Chaujar R, Kaur R, Saxena M, Gupta M and Gupta RS (2008b) Solution to CMOS Technology for high Performance Analog Applications: GEWE-RCMOSFET. Advanced Optoelectronic Materials and Devices, pp 201–205
- Chaujar R, Kaur R, Saxena M, Gupta M, Gupta RS (2008c) Investigation of multi-layered-gate electrode Workfunction engineered recessed channel (MLGEWE-RC) sub-50 nm MOSFET: a novel design. Int J Numer Model Electron Networks Devices Fields 22:259–278. doi[:10.1002/jnm.699](http://dx.doi.org/10.1002/jnm.699)
- <span id="page-6-6"></span>Edwards PP, Porch A, Jones MO, Morgan DV, Perks RM (2004) Basic materials physics of transparent conducting oxides. Dalton Trans 19:2995–3002
- <span id="page-6-5"></span>Fiegna C, Iwai H, Wada T, Saito M, Sangiorgi E, Ricco B (1994) Scaling the MOS transistor bellow 0.1  $\mu$ m: methodology, device structure, and technology requirements. IEEE Trans Electron Device 41(6):941–949
- <span id="page-6-10"></span>Granzner R, Polyakov VM, Schwierz F, Kittler M, Luyken RJ, Rosner W, Stadele M (2006) Simulation of nanoscale MOSFETs using modifed drift-diffusion and hydrodynamic models and comparison with Monte Carlo results. Microelectron Eng 83:241–246. doi[:10.1016/j.mee.2005.08.003](http://dx.doi.org/10.1016/j.mee.2005.08.003)
- <span id="page-6-0"></span>Gupta N, Kumar A, Chaujar R (2014) Simulation analysis of Gate Electrode Workfunction Engineered (GEWE) Silicon Nanowire MOS-FET for hot carrier reliability. IEEE 1st International conference on Microelectronics, Circuits and Systems", Kolkata, pp 150–153
- Gupta N, Kumar A, Chaujar R (2015a) Impact of Device Parameter Variation on RF performance of Gate Electrode Workfunction Engineered (GEWE)-Silicon Nanowire (SiNW) MOS-FET. J Comput Elect Springer 14(3):798–810. doi[:10.1007/](http://dx.doi.org/10.1007/s10825-015-0715-z) [s10825-015-0715-z](http://dx.doi.org/10.1007/s10825-015-0715-z)
- <span id="page-6-4"></span>Gupta N, Kumar A, Chaujar R (2015b) Oxide bound impact on hot-carrier degradation for gate electrode workfunction engineered (GEWE) silicon nanowire MOSFET. Microsyst Technol Springer. doi[:10.1007/s00542-015-2557-9](http://dx.doi.org/10.1007/s00542-015-2557-9)
- <span id="page-6-11"></span>Hu C (2009) Modern semiconductor device for integrated circuit, Prentice Hall, pp 261–274
- <span id="page-6-12"></span>Iwai H (2009) Roadmap for 22 nm and beyond. Microelectron Eng 86:1520–1528. doi:[10.1016/j.mee.2009.03.129](http://dx.doi.org/10.1016/j.mee.2009.03.129)
- <span id="page-6-7"></span>Kawazoe H, Ueda K (1999) Transparent conducting oxides based on the spinel structure. J Am Ceram Soc 82:3330–3336
- Kumar A, Gupta N, Chaujar R (2014) Novel design: transparent gate recessed channel (TGRC) MOSFET for improved reliability

applications. IEEE 1st International conference on Microelectronics, Circuits and Systems", Kolkata, pp 1–5

- <span id="page-7-0"></span>Kumar A, Chaujar R, Monica (2014) Thermal behavior of novel transparent gate recessed channel (TGRC) MOSFET: TCAD Analysis. Tech-Connect World Innovation Conference and Expo, Washington DC
- <span id="page-7-3"></span>Kumar A, Gupta N, Chaujar R (2015) Analysis of novel transparent gate trcessed channel (TGRC) MOSFET for improved analog behaviour. Microsyst Technol. doi[:10.1007/s00542-015-2554-z](http://dx.doi.org/10.1007/s00542-015-2554-z)
- <span id="page-7-4"></span>Kumar A, Gupta N, Chaujar R (2016a) Power gain assessment of ITO based transparent gate recessed channel (TGRC) MOSFET for RF/wireless applications. Superlattices Microstruct 91:290–301. doi[:10.1016/j.spmi.2016.01.027](http://dx.doi.org/10.1016/j.spmi.2016.01.027)
- <span id="page-7-5"></span>Kumar A, Gupta N, Chaujar R (2016b) TCAD RF performance investigation of transparent gate recessed channel MOSFET. Microelectron J 49:36–42. doi:[10.1016/j.mejo.2015.12.007](http://dx.doi.org/10.1016/j.mejo.2015.12.007)
- <span id="page-7-7"></span>Minami T (2005) Transparent conducting oxide semiconductors for transparent electrodes. Semicond Sci Technol 20:S35–S44. doi[:10.1088/0268-1242/20/4/004](http://dx.doi.org/10.1088/0268-1242/20/4/004)
- <span id="page-7-2"></span>Moreno E, Villada MP, Ruiz FG, Roldán JB, Marin EG (2015) A new explicit and analytical model for square Gate-All-Around MOS-FETs with rounded corners. Solid-State Electronics 111:180– 187. doi[:10.1016/j.sse.2015.06.004](http://dx.doi.org/10.1016/j.sse.2015.06.004)
- <span id="page-7-6"></span>Pammi SVN, Jung HJ, Yoon SG (2011) Low-temperature nanocluster deposition (NCD) for improvement of the structural, electrical, and optical properties of ITO thin flms. IEEE Trans Nanotechnol 10:1059–1065. doi:[10.1109/TNANO.2010.2103568](http://dx.doi.org/10.1109/TNANO.2010.2103568)
- <span id="page-7-1"></span>Ren H, Hao Y (2002) The infuence of geometric structure on the hot-carrier-effect immunity for deep-sub-micron grooved gate PMOSFET. Solid State Electron 46:665–673. doi[:10.1016/](http://dx.doi.org/10.1016/S0038-1101(01)00338-0) [S0038-1101\(01\)00338-0](http://dx.doi.org/10.1016/S0038-1101(01)00338-0)
- <span id="page-7-8"></span>Thilakan L, Kumar J (1997) Studies on the preferred orientation changes and its infuenced properties on ITO thin flms. Vacuum 48:463. doi[:10.1016/S0042-207X\(96\)00309-0](http://dx.doi.org/10.1016/S0042-207X(96)00309-0)
- <span id="page-7-9"></span>Yadav VK, Rana AK (2012) Impact of channel doping on DG-MOS-FET parameters in nano regime-TCAD simulation. Int J Comp Appl 37:36-41. ISSB: 0975–8887