TECHNICAL PAPER



# **Mathematical modeling insight of hetero gate dielectric‑dual material gate‑GAA‑tunnel FET for VLSI/analog applications**

**Jaya Madan1 · R. S. Gupta2 · Rishu Chaujar1**

Received: 26 August 2015 / Accepted: 2 February 2016 / Published online: 22 February 2016 © Springer-Verlag Berlin Heidelberg 2016

**Abstract** This paper presents a mathematical modeling insight for the novel heterogate dielectric-dual material gate-GAA TFET (HD-DMG-GAA-TFET) and validating the results with TCAD simulation. By using the appropriate boundary conditions and continuity equations, the Poisson's equation is solved to obtain the potential profle. The developed model is used to study the analog performance parameters such as subthreshold swing (SS), threshold voltage ( $V_{th}$ ), transconductance ( $g_m$ ), drain conductance (g<sub>d</sub>), device efficiency (g<sub>m</sub>/I<sub>ds</sub>), intrinsic gain (g<sub>m</sub>/  $g_d$ ), channel resistance ( $R_{ch}$ ) and output resistance ( $R_o$ ). Further, to optimize the effect of metal work function on analog performance, three different combinations of DMG confgurations has been studied. The results demonstrated that for a difference of 0.4 eV, the analog performance of the device is optimized. Low off current and high value of on current resulting into a higher  $I_{ON}/I_{OFF}$  ratio has been obtained, which is appropriate for sub-nanometre devices and low standby power applications. The analytical results obtained from the proposed model shows good agreement with the simulated results obtained with the ATLAS device simulator.

 $\boxtimes$  Rishu Chaujar rishu.phy@dce.edu

> Jaya Madan jayamadan.2012@gmail.com

R. S. Gupta rsgupta1943@gmail.com

- <sup>1</sup> Microelectronics Research Lab, Department of Engineering Physics, Delhi Technological University, Bawana Road, Delhi 110042, India
- <sup>2</sup> Maharaja Agrasen Institute of Technology, Rohini, Delhi 110086, India

#### **1 Introduction**

Continuously scaling down the MOSFETs dimensions to sub-nanometer region lead to escalation in the power consumption (active and passive) in modern microelectronic circuits. Reducing the applied bias (according to the scaling factor) to solve this dilemma leads to reduction in gate overdrive. Along with higher power density, the fundamental limit of kT/q (due to thermal process) which corresponds to a subthreshold swing (SS) of 60 mV/dec also hindered further scaling of threshold voltage  $(V<sub>th</sub>)$  and off current. To overcome these limitations, there is a renewed interest in exploring new devices that uses a new current mechanism, and that does not involve carriers traveling over a potential barrier. Among various new devices Tunnel FET has been studied extensively in the past few years. TFET uses BTBT mechanism at the tunneling junction (the source channel junction) and normal drift diffusion mechanism away from the tunneling junction (Cho et al. [2011](#page-7-0)).

TFET has the potential to lower the SS beyond the 60 mV/dec limit of conventional MOSFETs along with the extremely low OFF-current. Therefore, TFET seems to be a well adaptive candidate for ultimately scaled switches and low power devices with excellent immunity to short channel effects (SCEs) (Bhuwalka et al. [2006;](#page-7-1) Born et al. [2006](#page-7-2); Nirschl et al. [2006](#page-7-3); Mookerjea et al. [2009\)](#page-7-4). The major roadblock with the planar TFETs is its lower ON-state current  $(I_{ON})$ , which results in lower operating speed. In order to resolve this issue, numerous kinds of TFETs with various structures and materials such as double-gate, delta layer, SiGe, and PNPN structures have been proposed (Toh et al. [2007](#page-7-5); Boucart and Ionescu [2007a](#page-7-6), [b;](#page-7-7) Toh et al. [2008](#page-7-8); Mallik and Chattopadhyay [2011](#page-7-9); Jhaveri et al. [2010](#page-7-10); Cho et al. [2011](#page-7-0); Lee et al. [2010](#page-7-11); Noguchi et al. [2015\)](#page-7-12). To enhance the  $I_{ON}$ , Silicon nanowire TFET has already been fabricated

(Gandhi et al. [2011\)](#page-7-13). Further, a high-k material has been locally inserted (near the source side) in the gate dielectric to form heterogate-dielectric (HD) TFETs (Choi and Lee [2010](#page-7-14); Mallik and Chattopadhyay [2011](#page-7-9)). The presence of high-k dielectric results into a higher band bending due to increase in surface potential (at a constant gate bias) (Jhaveri et al. [2010;](#page-7-10) Lee et al. [2012;](#page-7-15) Madan et al. [2015a](#page-7-16), [b](#page-7-16)). This higher band bending leads to reduction in tunneling barrier width, which further increases the generation rate and hence the  $I_{ON}$ .

Another major problem with TFET is ambipolarity. The ambipolarity in the device is the conduction for both high positive and high negative  $V_{gs}$  while keeping the  $V_{DS}$  only in one direction (negative for p-type devices and positive for n-type devices) (Cho et al. [2011;](#page-7-0) Conde et al. [2014;](#page-7-17) Hraziia et al. [2012;](#page-7-18) Lee et al. [2010](#page-7-11); Shaker et al. [2015\)](#page-7-19). Ambipolarity can be reduced by using a HD structure, in which the gate dielectric is split into two regions; high-k dielectric near the source side and low-k dielectric near the drain side. The higher value of dielectric improves the electrical coupling between the gate and the tunneling junction and hence, increases the tunneling rate. The DMG further helps in the improvement of ON and OFF current characteristics. Lower work function metal near the source side increases the band overlap and hence reduces the tunneling barrier width. This reduced tunneling barrier increases the tunneling probability, and the generation rate which results in higher  $I_{ON}$  and the higher value of work function near the drain side increases the tunneling barrier width and hence helps in reducing the  $I_{OFF}$ . So an optimum value of metal work function value at source and drain side should be chosen to trade-off between ON and OFF characteristics. In this work, a heterogate dielectric, Dual material gate, gate-all around (GAA) structure has been applied to TFET to enhance analog performance of the device (Madan et al. [2014\)](#page-7-20).

The paper is structured as follows: Sect. [2](#page-1-0) describes the device structure, parameters and simulation models used in this work, Sect. [3](#page-2-0) describes the model formulation for the device Sect. [4](#page-3-0) describes the results verifcation and discussions in which the effect of DMG confguration on the analog performance of the device has been studied. Finally, the conclusions are drawn in Sect. [5](#page-6-0).

## <span id="page-1-0"></span>**2 Device structure, parameters and simulation models**

The device structural parameters used in both simulations and analytical model are fxed: channel length is 50 nm, with  $L_1$  (20 nm) and  $L_2$  (30 nm), gate oxide thickness  $(t_{ox}) = 3$  nm and radius  $(R) = 10$  nm. Further, the source (p+), drain (n+) and channel doping (p) are  $10^{20}$ ,  $5 \times 10^{18}$ and  $10^{16}$  cm<sup>-3</sup> respectively. To reduce ambipolarity effect

source and drain are doped asymmetrically. In this analysis the analog performance is studied for the three different cases of DMG scheme to optimize the device for better analog performance and the cases are as stated below.

Case 1. 
$$
\Phi_{M1} = 4.1 \text{ eV}
$$
 and  $\Phi_{M2} = 4.8 \text{ eV}$   
Case 2.  $\Phi_{M1} = 4.3 \text{ eV}$  and  $\Phi_{M2} = 4.8 \text{ eV}$   
Case 3.  $\Phi_{M1} = 4.4 \text{ eV}$  and  $\Phi_{M2} = 4.8 \text{ eV}$ 

Region 1 consists of dielectric constant  $\varepsilon_1 = 21$  HfO<sub>2</sub> (near the source) and region 2 consists of  $\varepsilon_2 = 3.9$  SiO<sub>2</sub> (near the drain) for all the cases. The source and drain junctions are abruptly doped for an effective band to band tunneling and the interface of high-k and  $SiO<sub>2</sub>$  is abrupt. The simulation device structure i.e. HD-DMG-GAA-TFET consisting of heterogate dielectric and Dual material gate is shown in Fig. [1.](#page-1-1) All simulations have been performed using the ATLAS device simulator. The most important model for TFET simulations is the band-to-band tunneling (BTBT) model. Non-local models have a more physical basis and don't depend on the electric feld at the individual mesh points in the simulated device structure, but rather on band diagrams calculated along cross-sections through the device. According to BBT.NONLOCAL, the tunneling happens through the 1D slice, at the tunnel junction, where each slice and the tunnel junction are perpendicular to each other. These slices are parallel to themselves. For nonlocal BTBT model, the quantum tunneling meshing has been used at the source-channel junction. In n-TFET, the electrons tunnel through the valence band of the source to conduction band of the channel by BTBT mechanism and then the carriers drift from channel to drain. Thus, to incorporate the transport away from the tunneling junction drift diffusion model is used (Boucart and Ionescu [2007a,](#page-7-6) [b](#page-7-6)). The bandgap narrowing model is used in the simulations to incorporate the effect of heavily doped source and drain regions (as tunneling current is a sturdy function of bandgap). Instead of Boltzmann statistics, Fermi–Dirac statistics have been used for the same reason (heavily source and drain doping). The models activated during simulation



<span id="page-1-1"></span>**Fig. 1** Structure of n-type heterogate dielectric-dual material gate-Gate all around-tunnel FET (HD-DMG-GAA-TFET)

<span id="page-2-1"></span>**Table 1** Model parameters used in simulation

Physical model	Parameter	Value
Shockley-Read-Hall for car- TAUN0 rier recombination (SRH)	TAUP <sub>0</sub>	$1.0 \times 10^{-7}$ s $1.0 \times 10^{-7}$ s
Bandgap narrowing (BGN)	BGN.E <b>BGN.N</b>	$6.92 \times 10^{-3}$ V $1.3 \times 10^{17}$ cm <sup>-3</sup>
Nonlocal band to band tunneling model (BBT. NONLOCAL)	BB A BB B ν	$4.0 \times 10^{14}$ V <sup>-2</sup> s <sup>-1</sup> cm <sup>-1</sup> $1.9 \times 10^7$ V cm <sup>-1</sup> 2

are as follows: concentration and feld dependent mobility model, Shockley–Read–Hall for carrier recombination, non-local band to band tunneling, band gap narrowing, Fermi–Dirac statistics and drift diffusion (Fukuda et al. [2013](#page-7-21); Atlas User's Manual [2014](#page-7-22)). The parameters used in simulation along with their values are listed in Table [1.](#page-2-1)

# <span id="page-2-0"></span>**3 Model formulation for HD‑DMG‑GAA‑TFET**

Assuming that the infuence of the charge carrier and fxed carriers are uniform in the channel, it can be neglected. The parabolic potential profle along the radial direction is assumed and based on the following boundary conditions, the Poisson's equation is solved.

1. The surface potential is only z-dependent

$$
\Phi_{si}(R,z) = \Phi_{si}(z) \tag{1}
$$

2. The Electric feld at the center of the channel is zero

$$
\left. \frac{d\Phi_{si}(r,z)}{dr} \right|_{r=0} = 0 \tag{2}
$$

3. Electric field at  $Si/SiO<sub>2</sub>$  interface is continuous

$$
\left. \frac{d\Phi_{si}(r,z)}{dr} \right|_{r=R} = \frac{C_{fi}}{\varepsilon_{si}} [V_{GS} - \Phi_{si}(z) - V_{FBi}] \tag{3}
$$

where;  $V_{FBi} = \phi_{mi} - \phi_s$  is the flatband voltage.  $i = 1$  and 2 for region 1 and 2 respectively and  $\Phi_s$  is the semiconductor work function.

$$
\phi_s = \chi_{si} + E_g/2q + \phi_F \tag{4}
$$

and  $\phi_F = k_B T / q(\ln(N_{Ch}/n_i))$  is the fermi potential. Where the parameters, symbols and their values are as listed in Table [2.](#page-2-2)

 $C_{f1}$  and  $C_{f2}$  are the capacitances per unit area of the gate dielectric for region 1 and 2 respectively and are given by

$$
C_{f1} = \frac{\varepsilon_1}{R \ln\left(1 + \frac{t_1}{R}\right)} \text{ and } C_{f2} = \frac{\varepsilon_2}{R \ln\left(1 + \frac{t_2}{R}\right)}\tag{5}
$$

<span id="page-2-2"></span>**Table 2** List of constant parameters

Parameters	Symbol	Value and unit
Electron affinity	κi	4.17 eV
Permittivity of silicon	$\varepsilon_{Si}$	11.8
Bandgap of silicon	$E_{\rm g}$	$1.08 \text{ eV}$
Temperature	т	300 K
Boltzmann constant	$k_{\rm B}$	$1.38066 \times 10^{-23}$ J K <sup>-1</sup>
Elementary charge	q	$1.60219 \times 10^{-19}$ C
Plank's constant	h	$6.63 \times 10^{-34}$ J s

where  $t_1 = t_2 = t_{ox}$ , is the gate oxide thickness. Solving Eqs.  $(1)$  $(1)$ – $(5)$  $(5)$  we can obtain

$$
\frac{\partial^2 \Phi_{si}(z)}{\partial z^2} - k_i^2 \Phi_{si}(z) = \eta_i \tag{6}
$$

<span id="page-2-5"></span>The general solution of  $(6)$  $(6)$  is

$$
\Phi_{si}(z) = A_x \exp(k_i z) + A_y \exp(-k_i z) - \eta_i / k_i^2 \tag{7}
$$

where 
$$
k_i^2 = \frac{2C_{fi}}{R\varepsilon_{Si}}
$$
 and  $\eta_i = \frac{qN_i}{\varepsilon_{Si}} - k_i^2 [V_{gs} - V_{FBi}]$ 

Now using the following boundary conditions at the interface of each region, coefficients  $A_x$  and  $A_y$  can be determined.

At the source end

$$
\Phi_{s1}(0) = -\frac{k_B T}{q} \ln\left(\frac{N_{source}}{n_i}\right) = V_{bi1}
$$
\n(8a)

And at the drain end

<span id="page-2-3"></span>
$$
\Phi_{s2}(L_g) = \frac{k_B T}{q} \ln \left( \frac{N_{Drain}}{n_i} \right) + V_{DS} = V_{bi2} + V_{DS} \tag{8b}
$$

At the interface of region 1 and region 2,

$$
\Phi_{s1}(L_1) = \Phi_{s2}(L_1) \tag{8c}
$$

$$
\left. \frac{d\Phi_{S1}}{dz} \right|_{z=L_1} = \left. \frac{d\Phi_{S2}}{dz} \right|_{z=L_1} \tag{8d}
$$

The lateral electric feld (2D) is given by

$$
E_z(r,z) = -\frac{d\Phi_{si}(r,z)}{dz}
$$
\n(9)

The lateral surface electric feld is given by

$$
E_{sz}(r,z) = A_x K_1 e^{K_1 z} - A_y K_2 e^{K_2 z} \tag{10}
$$

Transverse electric feld (2D)

$$
E_r(r,z) = 2rP_2(z) \tag{11}
$$

<span id="page-2-4"></span>The tunneling generation rate determined by Eq.  $(13)$  $(13)$ is integrated over the volume  $(\pi r^2 w_T)$  to obtain the drain current. Where  $w_T$  is the tunneling barrier width defined as the shortest distance between the valence band of the source and conduction band of the channel. It is determined from the surface potential profle, by taking the difference between the points where the surface potential falls by an amount equal to  $E<sub>g</sub> / q$  below the surface potential and where the potential is  $\Phi_s$  and is calculated as:

$$
w_T = \frac{1}{K_1} \left[ \ln \left[ \frac{\Phi_s(z) + \frac{E_g}{q} + \frac{\eta_1}{K_1^2} + \sqrt{\left(\Phi_s(z) + \frac{E_g}{q} + \frac{\eta_1}{K_1^2}\right)^2 - 4C_1C_2}}{\Phi_s(z) + \frac{\eta_1}{K_1^2} + \sqrt{\left(\Phi_s(z) + \frac{\eta_1}{K_1^2}\right)^2 - 4C_1C_2}} \right] \right]
$$
(12)

The tunneling generation rate can be evaluated as

$$
G_{BBT} = AE^{\gamma}e^{-B/E} \tag{13}
$$

where A, B and  $\gamma$  are the parameters dependent on the effective mass of electron and hole.

$$
A = \frac{q^2 \sqrt{2m_{tunnel}}}{h^2 \sqrt{E_g}}, B = \frac{\pi^2 E_g^{3/2} \sqrt{m_{tunnel}/2}}{qh} \text{ and } \gamma = 2 \quad (14)
$$

where  $m_{\text{tunnel}}$  is the effective mass = 0.25 $m_0$  and  $m_0$  is the rest mass of an electron. The values of A (BB.A) and B (BB.B) are listed in Table [1.](#page-2-1) The average electric field  $E_{\text{ave}}$ is calculated by integrating the total electric field  $E_{Tot}$  over the barrier width  $w_T$  as:

$$
E_{Tot} = \sqrt{|E_z|^2 + |E_r|^2} \text{ and } E_{avg} = \frac{\int_{w_T} E_{Tot} dz}{w_T}
$$
 (15)

The expression for drain current  $(I_{ds})$  is obtained as:

$$
I_{ds} = q\pi R^2 w_T G(E_{avg})
$$
\n(16)

#### <span id="page-3-0"></span>**4 Result verifcation and discussion**

Figure [2](#page-3-2) shows the comparison of proposed device i.e. HD-DMG-GAA-TFET with the gate all around tunnel FET as reported by Ying et al. ([2014](#page-7-23)). As evident from Fig. [2](#page-3-2) that the  $V_{th}$  of GAA-TFET is high as compared to the proposed device. Moreover, the  $I_{ON}$  of proposed device is 219 times enhanced in comparison to the GAA TFET. Both the lower  $V_{th}$  and higher drain current makes the DMG scheme beneficial for VLSI/analog applications. Therefore in this work, critical analog parameters such as transconductance  $g_m$ , output conductance  $g_d$ , early voltage  $V_{EA}$ , device efficiency  $g_m/I_{ds}$ , intrinsic gain  $A_v$ , channel resistance  $R_{ch}$  and output resistance  $R_{out}$  has been studied to analyze the effect of DMG on the device performance.

The effect of gate bias and metal work function on electric feld near source and drain side is shown in



<span id="page-3-2"></span><span id="page-3-1"></span>**Fig. 2** Drain current–voltage comparison of proposed device HD-DMG-GAA-TFET with gate all around tunnel FET data from Ying et al. ([2014\)](#page-7-23)

Fig. [3](#page-4-0)a. As expected, the electric feld is enhanced (near both source and drain side) with an increase in gate bias. Further, as the metal near drain side is constant; hence, the electric feld near the drain is almost same for each case. With the increase in the difference in metal work function, the electric feld near the source side enhances, which results in an additional lowering of barrier width and thus an increase in tunneling rate is obtained, which eventually leads to greater tunneling current and sought out the primary obstruction of TFET. Further, the SS is the amount of gate voltage required for one decade change in the drain current. In order to reduce the switching power of CMOS circuits, SS of the device should be as low as possible. Moreover, to accurately predict the circuit behavior, the  $V_{th}$  is an important parameter. The influence of metal work functions on the SS and  $V_{th}$  of the device is shown in Fig. [3](#page-4-0)b.

According to the previously reported work (Choi and Choi  $2013$ ), the I<sub>ON</sub> can be enhanced by using a gate metal of lower work function near the source in comparison with metal used near drain side and to reduce the  $I_{\text{OFF}}$ , metal work function near drain should be high as compared to the metal used near the source. So in order to achieve an optimum device performance, metal near drain is kept constant  $(\Phi_{\text{M2}} = 4.8 \text{ eV})$  and the metal near source side is varied. As we increase the work function of metal near source side from 4.1 to 4.4 eV, the SS of the device is decreasing, but the  $V_{th}$  of the device is increasing. So the metal work function should be chosen such that the device is optimized in terms of both SS and  $V_{th}$ .

The transfer characteristics  $(I_{ds}-V_{gs})$  are shown in Fig. [4a](#page-4-1) in both log scale and linear scale for each case. The graph shows the I<sub>OFF</sub> of the order of  $10^{-17}$  A and I<sub>ON</sub> of the order



<span id="page-4-0"></span>**Fig. 3** a Electric field near source and drain side at constant  $V_{ds} = 1.0$ . **b** SS and  $V_{th}$  for different metal work function of HD-DMG-GAA-TFET



<span id="page-4-1"></span>**Fig. 4 a** Transfer characteristics  $(I_{ds}-V_{gs})$  in log and linear scale, **b**  $I_{ON}/I_{OFF}$  ratio, **c** transconductance as a function of  $V_{gs}$  for different metal work function for HD-DMG-GAA-TFET at constant  $V_{ds} = 1.0 V$ 

of  $10^{-4}$  A, which results in I<sub>OFF</sub>/I<sub>ON</sub> ratio of the order of  $10^{13}$ . The lower value of  $I_{\text{OFF}}$  leads to a lower value of static power dissipation. Again, an increase in difference in metal work function leads to enhancement of  $I_{ON}$  by 1.5 times in case 1 as compared to case 3, but simultaneously  $I_{\text{OFF}}$  has also been increased signifcantly. So we need to optimize the values of metal work function to obtain an optimum value of  $I_{ON}/$  $I_{\text{OFF}}$  ratio depending on the application. The increase in  $I_{\text{ON}}$ is the main advantage of heterogate dielectric and dual material gate. Also, it can be clearly seen from the graph that the model prediction and ATLAS device simulation are in good agreement. Figure [4b](#page-4-1) shows the variation of  $I_{ON}/I_{OFF}$  with different metal work function confgurations of DMG. It is apparent from the bar graph that as work function of metal 1 increases from 4.1 to 4.3 eV the  $I_{ON}/I_{OFF}$  ratio enhances by

an order of  $10^5$  times. Moreover for  $\phi_{\text{M1}} = 4.4$  eV, the I<sub>ON</sub>/  $I_{\text{OFF}}$  ratio reduces by 0.47 times w.r.t. case 2 and increases w.r.t. case 1. The reduction in  $I_{ON}/I_{OFF}$  ratio in case 3 w.r.t. case 2 is mainly attributed to enhanced  $I_{\text{OFF}}$  as shown in Fig. [4a](#page-4-1). Transconductance  $g_m$ , which is basically the first order derivative of the drain current with respect to the gate voltage at constant drain voltage, is shown in Fig. [4](#page-4-1)c. Transconductance decides the current driving capability of the device for a given input voltage swing. It is clear from Fig. [4](#page-4-1)c that among the three cases, the higher value of transconductance is achieved for case 1. In each case, the transconductance of the device is very much higher in the case of on state as compared to off state. So for enhanced tunneling current and transconductance, the difference of metal work function should be possibly large.

The output characteristic  $(I_{ds}-V_{ds})$  for each case is shown in Fig. [5](#page-5-0)a. The saturation mechanism of output characteristics in the case of TFET is mainly attributed to the saturation of tunneling barrier width for higher drain bias at a constant gate bias (Boucart and Ionescu [2007a,](#page-7-6) [b](#page-7-7), Madan et al. [2015a,](#page-7-16) [b](#page-7-25)). It is evident from the fgure that the device predicts a qualitative agreement in linear regime and also shows a good saturation in drain current for higher drain voltages. Among the three cases, the tunneling current is enhanced by 2.7 times in case 1 with respect to case 3; thus makes it suitable for analog applications. Figure [5](#page-5-0)b illustrates the effect of DMG confgurations on drain/output conductance  $g_d$ . Further, in order to achieve high gain, transistors should have low output conductance for analog applications. The output conductance is increasing with an increase in drain bias and then attains maxima and further increase of drain bias reduces the drain conductance because of higher drain resistance at higher drain bias. As we reduce the metal work function difference, output conductance decreases, as is evident from Fig. [5b](#page-5-0).

Figure [6](#page-5-1)a illustrates comparison of the device efficiency  $g<sub>m</sub>/I<sub>ds</sub>$  for each case. Device efficiency is the ability to convert dc power into ac gain performance at a particular drain bias. For each case, the highest value of  $g<sub>m</sub>/I<sub>ds</sub>$  is obtained for the weak inversion region and then a linear decrease is obtained with an increase in gate bias. Among the three cases, case 3 has higher device efficiency. For each case, the device efficiency has reached a value greater than 40  $V^{-1}$ (the fundamental limit of conventional MOSFET) in the subthreshold region. Intrinsic gain is a valuable analog



<span id="page-5-0"></span>**Fig. 5 a** Output characteristics  $(I_{ds}-V_{ds})$  and **b** output conductance for different metal work function of HD-DMG-GAA-TFET at constant  $V_{gs} = 1.2 V$ 



<span id="page-5-1"></span>**Fig. 6** a Device efficiency and **b** Intrinsic gain as a function of gate voltage V<sub>gs</sub> for different metal work function for HD-DMG-GAA-TFET at  $V_{ds} = 1.0 V$ 



<span id="page-6-1"></span>**Fig. 7 a** Channel resistance and **b** output resistance for different metal work function of HD-DMG-GAA-TFET

circuit design parameter used for designing amplifers such as an operational transconductance amplifer (OTA). For better analog performance, an intrinsic gain of the device should be as high as possible. Comparison between of the intrinsic gain for different metal work function configuration with respect to gate bias is presented in Fig. [6](#page-5-1)b. The intrinsic voltage gain is obtained at the constant drain bias  $V_{ds} = 1.0$  V, making use of the relation  $A_v = g_m/g_d$ . Highest intrinsic gain for a metal work function difference of 0.4 eV is attributed to the dominated decrease in output conductance in comparison with the increase in transconductance.

The infuence of gate voltage and dual material gate configurations on channel resistance  $R_{ch}$  is demonstrated in Fig. [7a](#page-6-1). For  $V_{gs} = 0$  V, no band bending is there, ensuring into higher tunneling barrier width at the tunneling junction, resulting into very high  $R<sub>ch</sub>$  of the order of  $10^{15}$  Ω. As the gate bias increases, bands in the channel move downwards resulting in lowering of the tunneling barrier width as if a conductive channel is formed and thus drops the  $R_{ch}$  to a value of several K $\Omega$ 's. Moreover, at lower gate bias, higher  $R<sub>ch</sub>$  has been obtained for the case when metal work function difference is 0.4 eV, which shows a better OFF state characteristics for this confguration in comparison with the rest of the cases when the metal work function difference is 0.7 and 0.5 eV. Another important parameter for analog application is the output resistance or the drain resistance  $R_0$ . Drain resistance is numerically equal to the inverse of the output conductance. The variation of output resistance with the drain to source voltage is shown in Fig. [7](#page-6-1)b. It is clearly shown in the fgure that in the linear region, the output resistance is very small, because of strong dependence of the drain current on drain voltage. But as the drain current saturates for the higher drain bias,  $R_0$  increases monotonically. It is evident from the fgure that for the case when metal work function difference is 0.4 eV,  $R_0$  is found to be extremely high due to the better output saturation current as shown in Fig. [7b](#page-6-1).

#### <span id="page-6-0"></span>**5 Conclusion**

The present work is the detailed mathematical modeling insight for the analog performance of HD-DMG-GAA-TFET. The results obtained by simulations and analytical modeling are in good agreement. The tuning of metal work functions has been done to optimize the effect of Dual metal gate on the analog performance, which shows that both device efficiency and device gain are improved for a metal work function difference of 0.4 eV. Decrease in SS and increase in  $V_{th}$  is found on decreasing the difference between work functions of two metal used near source and drain junction. Moreover,  $I_{\text{OFF}}/I_{\text{ON}}$  ratio of the order of  $10^{13}$ has been obtained for the same DMG confguration, making it suitable for low power applications. Enhancement of channel resistance and output resistance is obtained as we decrease the difference of the metal work functions. Moreover, it has been evaluated that SS is less than 60 mV/decade in each case, and device efficiency is more than  $40 \text{ V}^{-1}$  in the subthreshold region. This indicates that the developed model also validates with the fact that TFET overcomes the fundamental limit of MOSFET.

**Acknowledgments** Authors would like to thank Microelectronics Research Lab, Department of Engineering Physics Delhi Technological University to carry out this work. One of the authors (Jaya Madan) would like to thank University Grants Commission, Govt. of India, for providing the necessary fnancial assistance during the course of this research work.

## **References**

<span id="page-7-22"></span>ATLAS User's Manual (2014) SILVACO Int., Santa Clara, CA

- <span id="page-7-1"></span>Bhuwalka KK, Born M, Schindler M, Schmidt M, Sulima T, Eisele I (2006) P-channel tunnel feld-effect transistors down to sub-50 nm channel lengths. Jpn J Appl Phys 45:3106–3109. doi[:10.1143/JJAP.45.3106](http://dx.doi.org/10.1143/JJAP.45.3106)
- <span id="page-7-2"></span>Born M, Bhuwalka KK, Schindler M, Abelein U, Schmidt M, Sulima T, Eisele I (2006) Tunnel FET: a CMOS device for high temperature applications. In: Proceedings of 25th international conference on microelectronics, Belgrade, Serbia and Montenegro, pp 124–127. doi[:10.1109/ICMEL.2006.1650911](http://dx.doi.org/10.1109/ICMEL.2006.1650911)
- <span id="page-7-6"></span>Boucart B, Ionescu AM (2007a) Length scaling of the double gate tunnel FET with a high-K gate dielectric. Solid-State Electron 51(12):1500–1507. doi:[10.1016/j.sse.2007.09.014](http://dx.doi.org/10.1016/j.sse.2007.09.014)
- <span id="page-7-7"></span>Boucart K, Ionescu AM (2007b) Double gate tunnel FET with high-k gate dielectric. IEEE Trans Electron Devices 54(7):1725–1733. doi[:10.1109/TED.2007.899389](http://dx.doi.org/10.1109/TED.2007.899389)
- <span id="page-7-0"></span>Cho S, Sun MC, Kim G, Kamins TI, Park BG, Harris JS (2011) Design optimization of a type-I heterojunction tunneling feldeffect transistor (I-HTFET) for high performance logic technology. J Semicond Technol Sci 11(3):182–189. doi[:10.5573/](http://dx.doi.org/10.5573/JSTS.2011.11.3.182) [JSTS.2011.11.3.182](http://dx.doi.org/10.5573/JSTS.2011.11.3.182)
- <span id="page-7-24"></span>Choi KM, Choi WY (2013) Work-function variation effects of tunneling feld-effect transistors (TFETs). IEEE Electron Device Lett 34(8):942–944. doi:[10.1109/LED.2013.2264824](http://dx.doi.org/10.1109/LED.2013.2264824)
- <span id="page-7-14"></span>Choi WY, Lee W (2010) Hetero-gate-dielectric tunneling feld-effect transistors. IEEE Trans Electron Devices 57(9):2317–2319. doi[:10.1109/TED.2010.2052167](http://dx.doi.org/10.1109/TED.2010.2052167)
- <span id="page-7-17"></span>Conde AO, Garcia-Sanchez FJ, Muci J, Sucre-Gonzalez A, Martino JA, Agopian PGD, Claeys C (2014) Threshold voltage extraction in tunnel FETs. Solid-State Electron 93:49–55. doi:[10.1016/j.](http://dx.doi.org/10.1016/j.sse.2013.12.010) [sse.2013.12.010](http://dx.doi.org/10.1016/j.sse.2013.12.010)
- <span id="page-7-21"></span>Fukuda K, Mori T, Mizubayashi W, Morita Y, Tanabe A, Masahara M, Yasuda T, Migita S, Ota H (2013) A compact model for tunnel feld effect transistors incorporating nonlocal band to band tunneling. J Appl Phys 114(14):144512. doi:[10.1063/1.4824535](http://dx.doi.org/10.1063/1.4824535)
- <span id="page-7-13"></span>Gandhi R, Chen Z, Singh N, Banerjee K, Lee S (2011) CMOScompatible vertical-silicon-nanowire gate-all-around p-type tunneling FETs with  $\leq 50$ -mV/decade subthreshold swing. IEEE Electron Device Lett 32(11):1504–1506. doi[:10.1109/](http://dx.doi.org/10.1109/LED.2011.2165331) [LED.2011.2165331](http://dx.doi.org/10.1109/LED.2011.2165331)
- <span id="page-7-18"></span>Hraziia Vladimirescu A, Amara A, Anghel C (2012) An analysis on the ambipolar current in Si double–gate tunnel FETs. Solid-State Electron 70:67–72. doi:[10.1016/j.sse.2011.11.009](http://dx.doi.org/10.1016/j.sse.2011.11.009)
- <span id="page-7-10"></span>Jhaveri R, Nagavarapu V, Woo JCS (2010) Effect of pocket doping and annealing schemes on the source-pocket tunnel feldeffect transistor. IEEE Trans Electron Devices 58(1):80–86. doi[:10.1109/TED.2010.2089525](http://dx.doi.org/10.1109/TED.2010.2089525)
- <span id="page-7-11"></span>Lee DS, Yang HS, Kang KC, Lee JE, Lee JH, Cho S, Park BG (2010) Simulation of gate-all-around tunnel feld-effect transistor with an n-doped layer. IEICE Trans Electron 93-C(5):540–545. doi[:10.1587/transele.E93.C.540](http://dx.doi.org/10.1587/transele.E93.C.540)
- <span id="page-7-15"></span>Lee JS, Choi WY, Kang IM (2012) Characteristics of gate-all-around hetero-gate-dielectric tunneling feld-effect transistors. Jpn J Appl Phys 51:06FE03. doi[:10.1143/JJAP.51.06FE03](http://dx.doi.org/10.1143/JJAP.51.06FE03)
- <span id="page-7-20"></span>Madan J, Gupta RS, Chaujar R (2014) Infuence of heterogeneous gate dielectric on hetero-dielectric-DMG-GAATFET for improved tunneling current. Int J Adv Technol Eng Sci 2(1):41–47
- <span id="page-7-16"></span>Madan J, Gupta RS, Chaujar R (2015a) Analytical drain current formulation for gate dielectric engineered dual material gate-gate all around-tunneling feld effect transistor. Jpn J Appl Phys 54:094202. doi:[10.7567/JJAP.54.094202](http://dx.doi.org/10.7567/JJAP.54.094202)
- <span id="page-7-25"></span>Madan J, Gupta RS, Chaujar R (2015b) Threshold voltage model of a hetero gate dielectric dual material gate GAA Tunnel FET. Advanced manufacturing, electronics and microsystems: techconnect Briefs 2015, pp 254–257. doi[:10.13140/](http://dx.doi.org/10.13140/RG.2.1.3081.2003) [RG.2.1.3081.2003](http://dx.doi.org/10.13140/RG.2.1.3081.2003)
- <span id="page-7-9"></span>Mallik A, Chattopadhyay A (2011) Drain-dependence of tunnel feld-effect transistor characteristics: the role of the channel. IEEE Trans Electron Devices 58(12):4250–4257. doi[:10.1109/](http://dx.doi.org/10.1109/TED.2011.2169416) [TED.2011.2169416](http://dx.doi.org/10.1109/TED.2011.2169416)
- <span id="page-7-4"></span>Mookerjea S, Krishnan R, Datta S, Narayanan V (2009) Effective capacitance and drive current for tunnel FET (TFET) CV/I estimation. IEEE Trans Electron Devices 56(9):2092–2098. doi[:10.1109/TED.2009.2026516](http://dx.doi.org/10.1109/TED.2009.2026516)
- <span id="page-7-3"></span>Nirschl T, Henzler S, Fischer J, Fulde M, Bargagli-Stoff A, Sterkel M, Sedlmeir J, Weber C, Heinrich R, Schaper U, Einfeld J, Neubert R, Feldmann U, Stahrenberg K, Ruderer E, Georgakos G, Huber A, Kakoschke R, Hansch W, Schmitt-Landsiede D (2006) Scaling properties of the tunneling feld effect transistor (TFET): device and circuit. Solid-State Electron 50:44–51. doi:[10.1016/j.](http://dx.doi.org/10.1016/j.sse.2005.10.045) [sse.2005.10.045](http://dx.doi.org/10.1016/j.sse.2005.10.045)
- <span id="page-7-12"></span>Noguchi M, Kim SH, Yokoyama M, Ichikawa O, Osada T, Hata M, Takenaka M, Takagi S (2015) High Ion/Ioff and low subthreshold slope planar-type InGaAs tunnel FETs with Zn-diffused source junctions. J Appl Phys 118:045712-1–045712-15. doi[:10.1063/1.4927265](http://dx.doi.org/10.1063/1.4927265)
- <span id="page-7-19"></span>Shaker A, Ossaimee M, Zekry A, Abouelatta M (2015) Infuence of gate overlap engineering on ambipolar and high frequency characteristics of tunnel-CNTFET. Superlattices Microstruct. doi[:10.1016/j.spmi.2015.08.008](http://dx.doi.org/10.1016/j.spmi.2015.08.008)
- <span id="page-7-5"></span>Toh EH, Wang GH, Samudra G, Yeo YC (2007) Device physics and design of double-gate tunneling feld-effect transistor by silicon flm thickness optimization. Appl Phys Lett 90(26):263507– 263510. doi[:10.1063/1.2748366](http://dx.doi.org/10.1063/1.2748366)
- <span id="page-7-8"></span>Toh EH, Wang GH, Chan L, Sylvester D, Heng CH, Samudra GS, Yeo YC (2008) Device design and scalability of a double-gate tunneling feld-effect transistor with silicon–germanium source. Jpn J Appl Phys 47(4S):2593–2597. doi[:10.1143/JJAP.47.2593](http://dx.doi.org/10.1143/JJAP.47.2593)
- <span id="page-7-23"></span>Ying L, He Jin, Mansun C, Cai-Xia D, Yun Y, Wei Z, Wen W, Wan-Ling D, Wen-Ping W (2014) An analytical model for gate-allaround silicon nanowire tunneling feld effect transistors. Chin Phys B 23(9):097102-1-6. doi[:10.1088/1674-1056/23/9/097102](http://dx.doi.org/10.1088/1674-1056/23/9/097102)