TECHNICAL PAPER

Au–Sn flip-chip solder bump for microelectronic and optoelectronic applications

Jeong-Won Yoon · Hyun-Suk Chun · Ja-Myeong Koo · Seung-Boo Jung

Received: 19 June 2006 / Accepted: 9 November 2006 / Published online: 14 December 2006 Springer-Verlag 2006

Abstract As an alternative to the time-consuming solder pre-forms and pastes currently used, a co-electroplating method of eutectic Au–Sn alloy was used in this study. Using a co-electroplating process, it was possible to plate the Au–Sn solder directly onto a wafer at or near the eutectic composition from a single solution. Two distinct phases, Au_5Sn (ζ -phase) and AuSn (δ -phase), were deposited at a composition of 30 at.%Sn. The Au–Sn flip-chip joints were formed at 300 and 400° C without using any flux. In the case where the samples were reflowed at 300° C, only an $(Au,Ni)_{3}Sn_{2}$ IMC layer formed at the interface between the Au–Sn solder and Ni UBM. On the other hand, two IMC layers, $(Au,Ni)_{3}Sn_{2}$ and $(Au,Ni)_{3}Sn$, were found at the interfaces of the samples reflowed at 400° C. As the reflow time increased, the thickness of the $(Au,Ni)_{3}Sn_{2}$ and $(Au,Ni)_{3}Sn$ IMC layers formed at the interface increased and the eutectic lamellae in the bulk solder coarsened.

1 Introduction

With the rapid advancement of information technologies, which has been seen in recent years, the use of optoelectronic packages, such as planar light-wave circuit modules, is increasing rapidly. In these pack-

ages, solder alloys are commonly employed for the purpose of mounting active devices, such as laser diodes, on the substrate of the package (Tew et al. [2004](#page-6-0)). The solder interconnection of the module not only provides conventional functions, such as heat dissipation, electrical connection and self-aligning effects, but also helps to maintain the precise alignment between the laser diode and the waveguide during the use of the module. The solders used for the application of these modules, therefore, must be resistant to the creep deformation induced by stresses, such as thermal stress, in the modules.

Solders for bonding applications in microelectronic/ optoelectronic packages are classified as either soft solder or hard solder depending on their melting temperature (Tsai et al. [2005\)](#page-6-0). Soft solders, such as Sn and In alloys, have low melting temperatures, but exhibit lower yield strengths, which lead to lower creep resistance. Solder creep reduces the reliability of optoelectronic packages, because the alignment of the devices cannot be maintained over time. On the other hand, hard solders, including Au-rich Au–Sn, Au–Si, and Au–Ge alloys, have higher melting temperatures and higher yield strengths. The advantages of solders with a higher melting temperature include superior thermal stability and long term reliability. Among these hard solders, eutectic Au-30 at.%Sn is the preferred alloy, because of its relatively low melting point, low elastic modulus, high thermal conductivity and high strength, as compared with those of the other solders (Doesburg and Ivey [2000](#page-6-0); Djurfors and Ivey [2001](#page-6-0), [2002](#page-6-0)). Au–Sn eutectic solder has a lower melting temperature (278°C) compared to other hard solders, such as Au–Si $(363^{\circ}C)$ and Au–Ge $(356^{\circ}C)$. This property makes it useful for bonding devices that are

J.-W. Yoon \cdot H.-S. Chun \cdot J.-M. Koo \cdot S.-B. Jung (\boxtimes) School of Advanced Materials Science and Engineering, Sungkyunkwan University, 300 Cheoncheon-dong, Jangan-gu, Suwon, Gyeonggi-do 440-746, South Korea e-mail: sbjung@skku.ac.kr

sensitive to high processing temperatures, but need good creep resistance, such as GaAs or large Si dies on alumina. In addition, the high thermal conductivity of Au–Sn (57 W/m $^{\circ}$ C) makes it particularly useful for bonding higher power devices that demand good heat dissipation. Au–Sn solder also offers many other advantages when making solder joints, such as the ability to solder without using flux, the formation of a hermetic seal, good mechanical and electrical properties and low intermetallic growth rates when used over Ni, Pd or Pt. The drawback of this solder is that maintaining the desired eutectic composition requires extreme accuracy and precise control.

Au-30 at.%Sn solder has traditionally been applied using solder pre-forms, paste, or electron-beam evaporation (Doesburg and Ivey [2000\)](#page-6-0). Solder pre-forms are problematic due to the alignment difficulties that are encountered and the oxidation of the solder prior to bonding. Solder paste also suffers from oxidation prior to bonding, in addition to the possibility of solder contamination during bonding originating from the organic binder in the paste. Electron-beam evaporation is advantageous for Au–Sn solder deposition in that the amount of oxide formed prior to bonding can be reduced and the thickness and position of the solder can be precisely controlled. The sequential evaporation of Au and Sn layers to produce a deposit of the desired composition has been successfully employed, along with co-evaporation techniques.

The electroplating of eutectic Au–Sn solder is also an attractive alternative, because it offers the advantages of low cost and high speed as compared to evaporation techniques, while providing a similar level of control to that of pre-forms and paste. Au–Sn solder has been deposited by electroplating Au and Sn layers sequentially from separate Au and Sn solutions. Recently, however, Au–Sn solder has been co-deposited by electroplating (Djurfors and Ivey [2002\)](#page-6-0). The alloy electroplating of Au–Sn promises better composition control, lower mechanical stress, and finer dimensional capability, along with lower processing complexity, higher throughput, and a lower capital cost. Co-deposition is also advantageous in that the level of Sn oxidation is kept to a minimum during the electroplating process, since the wafer does not need to be removed from the solution until plating is complete.

Amongst the major trends observed in the development of semiconductor devices is the small volume of the products that was achieved using integrated circuits (ICs) and the larger size and functionality per unit area of the modules used in the products. To facilitate these trends, flip chip (FC) interconnection technology was developed. An FC interconnection is

the connection of an IC chip to a carrier or substrate with the active face of the chip facing toward the substrate. FC technology is generally considered as the ultimate first level connection, because it allows for the highest density and shortest path length to be achieved, so that the optimal electrical characteristics can be obtained.

Flip-chip solder connections have to be fluxless, because flux residue seriously affects both the performance and reliability of flip-chip assemblies (Kim and Lee [2006](#page-6-0)). Fluxless solder reflowing is also an environmentally benign technology. The most commonly used Pb-free solder material for fluxless bonding is an alloy of Au-20 wt.%Sn (Elger et al. [2002\)](#page-6-0).

During reflowing, the solder alloy melts and then reacts with the substrate or the metallization of the chip to form intermetallic compounds (IMCs) at the joining interface. The brittle nature of these IMCs, as well as extensive intermetallic growth, can reduce the reliability of solder joints. In other words, interfacial phenomena may be directly related to the reliability of the solder joint in electronic packages. Therefore, knowledge of the formation of IMCs during soldering in microelectronic packaging is essential. In this paper, we report the fluxless Au–Sn flip-chip bumping technique using co-electroplated Au–Sn alloy. In addition, we examined the interfacial reactions between the Au–Sn solder and the Ni UBM for various reflow conditions.

2 Experimental procedures

Silicon wafers with a diameter of 4 in. were metallized with $0.2 \mu m$ thick Ti and $0.8 \mu m$ thick Cu. The Ti and Cu layers are used as an adhesion layer and interconnection layer, respectively. The metallized wafers had area array pad arrangements at a pitch of $300 \mu m$ with a rectangular pad opening having a width of $50 \mu m$. The bumping for the flip chip devices was performed using electrolytic Ni with a thickness of $10 \mu m$. Figure [1](#page-2-0) shows the resulting Ni UBM (under bump metallization) arrays employed in this study. The Ni UBM serves as both an adhesion layer and a diffusion barrier layer between the Cu and solder. The lateral overlap of the Ni UBM on the chip passivation layer was approximately 10 μ m. Co-electroplating of Au–Sn alloy was performed on the Ni UBM. A commercially available single plating solution was used for the deposition of the Au–Sn alloy. The cathode was a Si wafer electroplated with Ni, and Pt was used as the anode. The electroplating cell was set up with the cathode facing the anode and the two spaced 90 mm

Fig. 1 SEM images of Ni UBMs on a wafer

apart. A mechanical stirrer with a controllable speed was used to supply the agitation in the electroplating solution. The temperature of the solution was controlled by means of a heater situated underneath the electroplating tank, while a thermometer placed inside the electroplating solution continuously read the temperature. A 50 µm layer of Au–Sn was electroplated in a bath at a current density of 0.5 A/dm² for 120 min. The plating bath temperature and pH value were 35° C and 4.3, respectively. After electroplating, the microstructural features of all of the electroplated samples were examined using a scanning electron microscopy (SEM, Philips XL 40 FEG and/or HITACHI S-3000H), equipped with an energy dispersive X-ray (EDX) spectroscope.

In addition, X-ray diffraction (XRD) phase analysis was carried out using a Rigaku (Japan) diffractometer. A Cu coupon was electroplated under the same conditions for the XRD analysis. The filament voltage and current were set to 30 kV and 100 mA, respectively. The sample was scanned between 10° and 90° at a rate of 5°/min. Then, the electroplated Au–Sn samples were reflowed in a reflow machine (RF-430-N2, Japan Pulse Laboratory Co. Ltd, Japan) with a maximum temperature of 300° C for 60 s. Reflows were conducted consecutively for between one and five times. In addition, we performed reflowing to isothermally observe the morphological changes in the joint interface at 400°C for periods ranging from 2 to 20 min. Subsequently, the samples were mounted in epoxy and metallographically polished for microstructural characterization. Their microstructures and chemical compositions were observed with a SEM equipped with an EDX system. Also, the compositions of the phases formed at the interface were determined using a JEOL JXA-8900R (Tokyo, Japan) electron probe micro analyzer (EPMA) equipped with a wavelength-dispersive X-ray (WDX) analyzer. For each compositional analysis, at least five measurements were performed and the average value was reported. The total area of the interfacial IMC layer was measured using image analysis software. The layer areas were divided by the interface length shown in the cross-section to yield the average layer thickness.

3 Results and discussion

Au–Sn alloy electroplating was directly performed on the Ni UBM of the Si wafer. Figure 2 shows the SEM plan view image of the electroplated Au–Sn alloy and the corresponding EDX analysis result. The surface of the plating layer had a gray and rough grain structure. According to the EDX analysis result, the composition

Fig. 2 a SEM plan view image of electroplated Au–Sn alloy and b corresponding EDX analysis result

of the electroplated Au–Sn alloy was approximately 70 at.% Au and 30 at.% Sn. Unlike in conventional alternate electroplating, the method of co-electroplating of Au–Sn solder used in this study allowed for the direct deposition of the desired Au–Sn alloy.

Figure 3 shows the diffraction pattern obtained from the Au–Sn alloy electroplated on the Cu coupon. As expected, the alloy is a mixture of the two phases, AuSn and $Au₅Sn$. The Au–Sn eutectic alloy consists of the Au₅Sn (ζ -phase) and AuSn (δ -phase) phases, as shown in Fig. [4](#page-4-0). Using a co-electroplating process, it was possible to plate the Au–Sn solder alloy directly onto the wafer at or near the eutectic composition from a single solution. From Figs. [2](#page-2-0) and 3, it was verified that the appropriate combination of these two phases (Au5Sn and AuSn) resulted in the eutectic composition of the Au–Sn alloy.

According to the Au–Sn phase diagram (Fig. [4](#page-4-0)), the eutectic temperature of the composition is 280°C. In practice, however, heating above 300°C is necessary for the complete melting of the alloy, because the gradient of the solid-liquid line at the eutectic composition of Au-20Sn (in wt%) is very steep.

The Au–Sn flip-chip bumps are formed at 300° C without using any flux. Figure [5](#page-4-0) shows the SEM images of the Au–Sn solder bumps reflowed at 300° C for 60 s. After reflowing, the average diameter of the solder bump was approximately 150 μm. The resulting Au–Sn solder bumps were smooth and exhibited a metallic silver color. The typical cross-sectional microstructure of the Au–Sn solder is shown in Fig. [6](#page-4-0). The microstructure of the solder matrix was composed of AuSn (δ -phase) and Au₅Sn (ζ -phase). The bright constituent in the eutectic microstructure is the ζ -phase (nominally

Au₅Sn) while the darker constituent is the δ -phase (AuSn).

Figure [7](#page-4-0) shows the cross-sectional SEM images of the interfaces between the Au–Sn solder and Ni UBM after multiple reflows. The high magnification BSE (Back scattered electron) image mode of SEM was used to clarify the morphology of the phase formed at the interface. Only one irregular-shaped reaction product was found between the Au–Sn solder and the Ni UBM after one reflow (Fig. [7](#page-4-0)a). The composition of the reaction product was 25.7 at.%Au-33.5 at.%Ni-40.8 at.%Sn. The ratio of the atomic percentage of $(Au + Ni)$ to that of Sn was $(25.7 + 33.5):(40.8)$, which is close to 3:2. Therefore, it is suggested that the reaction product was the $(Au,Ni)_{3}Sn_{2}$ IMC. It is known that some binary phases such as AuSn, $Ni₃Sn₄$ and $Ni₃Sn₂$ in the Au–Ni–Sn system have a very high solubility of the third element, due to the similarity in the chemical and physical properties of Au and Ni (Tsai et al. 2005). It seems that Au enters into the Ni₃Sn₂ lattice and substitutes for the Ni atoms. A ternary IMC often has a lower Gibbs free energy than a binary compound of the same structure from the entropy argument (Tsai et al. 2005). Therefore, Ni₃Sn₂ has a natural tendency to absorb Au to reach its saturated composition. A similar Ni-seeking mechanism has been proposed and widely accepted in the literature for the formation of the (Au,Ni)Sn phase and/or the resettlement of the $(Au,Ni)Sn₄$ phase (Tsai et al. [2005;](#page-6-0) Lee et al. 2003). The average thickness of the $(Au,Ni)_{3}Sn_{2}$ IMC layer formed at the interface was approximately 0.6 μ m. Besides the thin (Au,Ni) ₃Sn₂ layer, rod-shape $(Au,Ni)_{3}Sn_{2}$ phases were found as well. The rod-shape $(Au,Ni)_{3}Sn_{2}$ phase had a higher Au content, as compared to the interfacial thin $(Au,Ni)_{3}Sn_{2}$ layer (see Fig. [7a](#page-4-0)). This phase was analyzed and found to be composed of 32.4 at.%Au, 26.8 at.%Ni and 40.8 at.%Sn. Since Ni originates from the UBM (or substrate) and Au from the solder, it is reasonable for the Ni content of the interfacial $(Au,Ni)_{3}Sn_{2}$ layer to be higher, since it is closer to the Ni UBM.

Figure [7](#page-4-0)b shows the cross-sectional SEM image of the interface between the Au–Sn solder and Ni UBM after five reflows. Although the thickness of the interfacial $(Au,Ni)_{3}Sn_{2}$ IMC layer increased with increasing number of reflows, the interfacial structure was very similar to that of the single-reflow sample. In addition, many IMC particles were found at the interface. However, these IMC particles were actually crosssections of the rod-shape IMCs grown randomly from different locations on the interface.

Figure [8](#page-5-0) shows the cross-sectional SEM images of Fig. 3 XRD spectra from electroplated Au–Sn sample the Au–Sn solder/Ni UBM interfaces reflowed at

Fig. 4 Au-rich portion of the Au–Sn phase diagram

Fig. 5 SEM images of the Au–Sn solder bumps reflowed on a wafer

Fig. 6 Cross-sectional SEM image of the Au–Sn solder reflowed at 300° C for 60 s. The lighter phase is $Au₅$ Sn and the darker phase is AuSn

Fig. 7 Cross-sectional SEM images of the Au–Sn solder/Ni UBM interfaces reflowed at 300° C for 60 s; **a** one reflow and **b** five reflows

400°C for different reaction times. After reflowing at 400 $^{\circ}$ C for 2 min, two IMC layers, $(Au,Ni)_{3}Sn_{2}$ and $(Au,Ni)_{3}Sn$, were formed at the interface, as shown in Fig. [8b](#page-5-0). The $(Au,Ni)_{3}Sn_{2}$ phase is initially formed when the liquid Au–Sn solder reacts with the Ni UBM, and then the $(Au,Ni)_{3}Sn$ phase is formed when the $(Au,Ni)_{3}Sn_{2}$ phase reacts with the Ni UBM. The thickness of the (Au,Ni)3Sn layer formed on the Ni UBM was very thin. In addition, $(Au,Ni)_{3}Sn_{2}$ IMC particles were widely dispersed in the matrix of the solder alloy (see Fig. [8a](#page-5-0)). As a whole, the thickness of the $(Au,Ni)_{3}Sn_{2}$ and $(Au,Ni)_{3}Sn$ IMC layers increased with increasing reaction time, as shown in Fig. [8](#page-5-0). After reflowing at 400° C for 20 min, the thickness of the $(Au,Ni)_{3}Sn_{2}$ and $(Au,Ni)_{3}Sn$ IMC layers were about 2.1 and 0.4 μ m, respectively. The measured average

Fig. 8 Cross-sectional SEM images of the Au–Sn solder/ Ni UBM interfaces reflowed at 400° C for (a, b) 2 min, (c, d) 10 min and (e, f) 20 min

compositions of the $(Au,Ni)_{3}Sn_{2}$ and $(Au,Ni)_{3}Sn$ layers in Fig. 8f are shown in Table 1. The composition varied across the upper $(Au,Ni)_{3}Sn_{2}$ layer with the Au content being slightly higher on the solder side and the Ni content increasing toward the UBM. In addition, the microstructure inside the solder was lamellar and was composed of AuSn (δ -phase) and Au₅Sn (ζ -phase) (see Fig. 8a, c). As the reflow time increased, the eutectic lamellae in the bulk solder coarsened as shown in Fig. 8e.

A peculiar phenomenon was observed in the re-flowed solder matrix. Figure [9](#page-6-0) shows the cross-sectional SEM images of the solder matrix in the Au–Sn solder/Ni UBM joint reflowed at 400°C for 2 min. As shown in Fig. [9](#page-6-0), the spalled $(Au,Ni)_{3}Sn_{2}$ phase was embedded in the AuSn phase. The dark core region is $(Au,Ni)_{3}Sn_{2}$ phase, and the light exterior layer surrounding the $(Au,Ni)_{3}Sn_{2}$ phase is AuSn (δ -phase).

Table 1 Chemical compositions (in at.%) of the IMC phases formed at the interface of Fig. 8f

Phases	Au	Ni	Sn
$(Au,Ni)_{3}Sn_{2}$	15.9	43.8	40.3
$(Au,Ni)_{3}Sn$	4.9	72.5	22.6

The measured average compositions of the (Au,- Ni)₃Sn_{[2](#page-6-0)} and AuSn phases are shown in Table 2. Similar phenomena are also observed in the interfacial SEM images of the samples reflowed at 300, 400° C (see Figs. [7,](#page-4-0) 8). As the temperature and time of the reflow increased, the $\delta(AuSn)$ -phase adjacent to the interfacial layer was gradually replaced by the $\zeta(Au_5Sn)$ phase, as shown in Figs. [7](#page-4-0)a, b and 8e. Eventually, the f-phase covered mainly the interfacial layer, as shown in Fig. 8e. In other words, the phase distribution at the interface changed by the interfacial reaction proceeded, due to reflowing.

4 Conclusion

In this study, we fabricated eutectic or near eutectic Au–Sn flip-chip bumps from a single plating bath using the principle of alloy co-electroplating. This process is well suited to the deposition of Au–Sn alloy with a composition of Au-30 at.%Sn. Fluxless soldering can be performed with the plated Au–Sn solder bump. After reflowing, the average diameter of the solder bump was approximately $150 \mu m$. The microstructure of the solder matrix was composed of the eutectic

Fig. 9 SEM images of the solder matrix in the Au–Sn solder/Ni UBM joint reflowed at 400° C for 2 min

Table 2 Chemical compositions (in at.%) of the phases indicated in Fig. 9

Phases	Au	Ni	Sn
$(Au,Ni)_{3}Sn_{2}$	17.3	40.1	42.6
AuSn	51.2	—	48.8

phases of the Au–Sn alloy, AuSn (δ -phase) and Au₅Sn $($ and microstructural evolution of the eutectic Au–Sn solder bumps on the Ni UBM during the reflow reaction. In the case of the samples reflowed at 300° C, only

an $(Au,Ni)_{3}Sn_{2}$ IMC layer formed at the interface between the Au–Sn solder and Ni UBM. On the other hand, two IMC layers, $(Au,Ni)_{3}Sn_{2}$ and $(Au,Ni)_{3}Sn$, were found at the interfaces of the samples reflowed at 400°C. The $(Au,Ni)_{3}Sn_{2}$ phase is initially formed when the liquid Au–Sn solder reacts with the Ni UBM, and then the $(Au,Ni)_{3}Sn$ phase is formed when the $(Au,Ni)_{3}Sn_{2}$ phase reacts with the Ni substrate. As the reflow time increased, the thickness of the interfacial $(Au,Ni)_{3}Sn_{2}$ and $(Au,Ni)_{3}Sn$ IMC layers increased.

Acknowledgments This work was supported by grant No. RTI04-03-04 from the Regional Technology Innovation Program of the Ministry of Commerce, Industry and Energy (MOCIE).

References

- Djurfors B, Ivey DG (2001) Pulsed electrodeposition of the eutectic Au/Sn solder for optoelectronic packaging. J Electron Mater 30:1249–1254
- Djurfors B, Ivey DG (2002) Microstructural characterization of pulsed electrodeposited Au/Sn alloy thin films. Mater Sci Eng B 90:309–320
- Doesburg J, Ivey DG (2000) Microstructure and preferred orientation of Au–Sn alloy plated deposits. Mater Sci Eng B 78:44–52
- Elger G, Hutter M, Oppermann H, Aschenbrenner R, Reichl H, Jager E (2002) Development of an assembly process and reliability investigations for flip-chip LEDs using AuSn soldering. Microsyst Technol 7:239–243
- Kim DW, Lee CC (2006) Fluxless flip-chip Sn-Au solder interconnect on thin Si wafers and Cu laminated polyimide films. Mater Sci Eng A 416:74–79
- Lee KY, Li M, Tu KN (2003) Growth and ripening of $(Au,Ni)Sn₄ phase in Pb-free and Pb-containing soldiers on$ Ni/Au metallization. J Mater Res 18:2562–2570
- Tew JWR, Shi XQ, Yuan S (2004) Au/Sn solder for face-down bonding of AlGaAs/GaAs ridge waveguide laser diodes. Mater Lett 58:2695–2699
- Tsai JY, Chang CW, Shieh YC, Hu YC, Kao CR (2005) Controlling the microstructures from the gold-tin reaction. J Electron Mater 34:182–187