



# Electronically Controllable Fully Floating Memcapacitor Circuit

Muslum Gur<sup>1</sup> · Funda Akar<sup>2</sup> · Kamil Orman<sup>2</sup> · Yunus Babacan<sup>1</sup> · Abdullah Yesil<sup>3</sup> · Fatih Gul<sup>4</sup> 

Received: 20 July 2022 / Revised: 2 July 2023 / Accepted: 3 July 2023 /  
Published online: 13 July 2023

© The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2023

## Abstract

Memcapacitor is a type of capacitor but exhibits nonlinear behavior, and its capacitance depends on the past capacitance value. Researchers focused on the memcapacitors and meminductors upon postulation of memristor which is the forth passive fundamental circuit element. Memcapacitor emulator circuits have continuously been designed by researchers since it cannot be found as discrete circuit elements. A number of memcapacitor emulators have been offered in the literature to investigate its usability in CMOS designs. However, the offered designs have some insufficiencies such as grounded restriction, being composed of complex structure, etc. In this study, we

---

✉ Fatih Gul  
fatihgul@atauni.edu.tr

Muslum Gur  
muslumgur3@gmail.com

Funda Akar  
fakar@erzincan.edu.tr

Kamil Orman  
korman@erzincan.edu.tr

Yunus Babacan  
ybabacan@erzincan.edu.tr

Abdullah Yesil  
ayesil@bandirma.edu.tr

- <sup>1</sup> Department of Electrical-Electronics Engineering, Erzincan Binali Yildirim University, 24002 Erzincan, Turkey
- <sup>2</sup> Department of Computer Engineering, Erzincan Binali Yildirim University, 24002 Erzincan, Turkey
- <sup>3</sup> Department of Electrical-Electronics Engineering, Bandirma Onyedi Eylül University, 10200 Balıkesir, Turkey
- <sup>4</sup> Department of Electrical-Electronics Engineering, Recep Tayyip Erdogan University, 53100 Rize, Turkey

designed a simple multioutput operational transconductance amplifier (MO-OTA)-based fully floating and electronically controllable memcapacitor emulator circuit. The circuit is composed of only two MO-OTAs, two analog multipliers, two grounded passive elements, and four transistors. This proposed circuit can also be implemented in VLSI and on breadboard using discrete circuit elements. Performance analyses were completed via using TSMC 0.18  $\mu\text{m}$  parameters. Finally, the obtained results of the proposed fully floating emulator circuit are consistent with the expected memcapacitors behavior. This makes the circuit suitable for ideal memcapacitor emulator.

**Keywords** Memcapacitor · Memristor · Emulator · Floating design · MO-OTA · Decremental configuration · Incremental configuration

## 1 Introduction

In spite of the postulation of memristor as a new fundamental circuit element by Chua [5] in 1971, researchers did not focus on this new element until its physical implementation in 2008 [30]. In the literature, it is possible to find many studies on the memristor, which is predicted to reduce the physical size and power consumption of memory in all electronic devices such as computers. Several application areas have been suggested for memristive devices, such as oscillator design [6, 12], neural networks applications [17, 33], design and analysis of memory circuits [10, 11, 13, 25], chaotic circuits and systems [20, 31, 37], logic circuit elements design [16, 26, 34], filter design [1], signal processing [18], controller design, and several analog circuit applications [21–24]. Different structures of memristor emulator circuits have been proposed for use in most of these studies and future studies of researchers [9, 14, 29, 38–40].

On the other hand, Chua et al. stated that there should be capacitors and inductors with memory, called memcapacitors and meminductors, similar to memristors, in 2009 [8]. Although there are studies on the realization of solid-state and ionic memcapacitors in the literature [15, 19], new studies on emulator circuits and modeling of memcapacitors continue to be made since it is not yet available as a two-terminal device. Biolek et al. [3] designed and implemented two charge-controlled behavioral memcapacitor models, the first of which takes into account the memcapacitor state description and the second of which uses the memcapacitor's constitutive relationship as the only input data, and whose capacitance is controlled by the amount of electric charge carried through it. Biolek et al. [4] proposed a synthesis of mutators that convert emulated memristor to memcapacitor and meminductor and presented the simulation results with an example of the circuit configuration. Wang et al. [36] presented a memcapacitor simulator based on a light dependent resistor (LDR) memristor. The proposed memcapacitor model is based on the analog model of a memristor, and the success of the proposed structure is given along with the simulation and experimental results. Babacan [2] presented a simple operational transconductance amplifier (OTA)-based memcapacitor and meminductor emulator circuit that does not contain any memristor circuits or models. It is also stated that the simulation results of the proposed simple emulator circuit are compatible with the characteristic behaviors of the memcapacitor

and meminductor. In conclusion, compared to floating structures, a lot of research [2, 4, 7, 32, 35, 36, 41] is grounded, which limits the scope of their application.

Pershin and Ventra [27] proposed second generation current conveyor (CCII) and memristor-based floating memcapacitor. It consists of four CCIs, one floating memristor, and two passive elements. The work by Zheng [43] reported that AD844-based floating memcapacitor is proposed. It contains four AD844s, two resistors, two capacitors, and single varactor diode. Yu et al. [42] presented floating memcapacitor including four AD844s, single TL084, nine passive elements. Sharma et al. [28] proposed CCII and multiplier-based floating memcapacitor. It is composed of two CCII, single analog multiplier, and three passive elements. These mentioned floating memcapacitors circuits [27, 28, 42, 43] both contain floating passive elements and cannot be adjusted electronically. Moreover, it contains many active and passive elements.

In this study, different from current reporting's, MO-OTA-based fully floating memcapacitor emulator circuit is presented. The circuit is composed of only two MO-OTAs, two analog multipliers, four transistors which behave as voltage-controlled capacitor, and two grounded passive circuit elements. Simulation results for the proposed circuit are given with all details by using LTSpice simulation program. As a result, the obtained results are suitable for defined memcapacitor behavior in the literature.


## 2 Memcapacitor Emulator Circuit

The proposed memristor is designed using two MO-OTAs as active circuit elements. The used MO-OTA has two positive and one negative current outputs. The circuit symbol and used internal structure are shown in Fig. 1a, b, respectively.

The presented memcapacitor emulator circuit is shown in Fig. 2. The circuit is composed of two MO-OTAs, four transistors which are used to obtain voltage-controlled capacitor, one grounded resistor, and one grounded capacitor. The used NMOS transistors which behave voltage-controlled capacitor are driven by the multiplication of the voltages on resistor and capacitor. The multiplication, i.e., ( $V_F = V_{(C)} \times V_{(R)}$ ), also drives the second MO-OTA and provides the appropriate current which flows through the memcapacitor. All the bulk terminals of the four NMOS transistors which are used as capacitor are connected to the ground. The circuit structure is fully symmetric as input voltage could have been applied to any terminal of the circuit. If the voltage of X terminal becomes higher than Y terminal of the circuit, decremental memcapacitor can be obtained. The circuit behaves incremental memcapacitor when X terminal voltage is lower than Y terminal of the circuit.

## 3 Simulation Results

Memcapacitor is a type of capacitor so it should be observed that there is a phase shift between the applied current and voltage. The input signal is applied to the decremental terminal of the memcapacitor emulator circuit. The voltage and current of the proposed memcapacitor are shown in Fig. 3a. Also, the voltage and charge of the memcapacitor



**Fig. 1** **a** Circuit symbol of MO-OTA and **b** its internal structure. Here,  $I_A = 30 \mu\text{A}$ ,  $(W/L)_{1-2,19-30} = 20 \mu\text{m}/0.7 \mu\text{m}$ ,  $(W/L)_{3-18} = 40 \mu\text{m}/0.7 \mu\text{m}$   $V_{DD} = -V_{SS} = 0.9 \text{V}$

should become the same phase so the applied voltage and obtained charge are given in Fig. 3b to show the performance of the proposed circuit.

Pinched hysteresis loop is a well-known key property of mem elements when sinusoidal input signal is applied. Voltage/current relationship of memristor, current/flux relationship of meminductor, and voltage/charge relationship of memcapacitor exhibit pinched hysteresis loops. We applied sinusoidal input voltage to the circuit, and pinched hysteresis loop was obtained as shown in Fig. 4.

One of the common properties of memelements is their frequency-dependent characteristic. Memory elements should exhibit a dependence on the applied frequency, such as capacitors, inductors, and memristors. The pinched hysteresis loops of the proposed circuit are depicted in Fig. 5 when sinusoidal signals with three different frequencies are applied. Additionally, there is no distortion observed as the applied frequencies increase, and the pinched hysteresis curves remain unchanged when different frequencies are applied.




Fig. 2 Proposed MO-OTA-based memcapacitor emulator circuit





Fig. 3 a Voltage/current and b voltage/charge performance of the memcapacitor circuit

Memcapacitor is a type of memory element and stores information even when no signal is applied. Also, memcapacitors are sensitive to both signal directions and signal amplitude. To investigate this performance of the circuit to the signal amplitude and direction, we applied three positive signals to the X and Y terminals of the memcapacitor emulator, respectively. As shown in Fig. 6, charge is decreasing and increasing during the first and second three pulses which are applied to the X terminal and Y terminal of the memcapacitor, respectively.


Also, there is no charge change between voltage pulses so it can be pointed out that memcapacitor emulator has nonvolatile behavior.

The behavior of the emulator circuit can be controlled by using different resistor and capacitors. The charge changes depending on different resistor and capacitor values are shown in Fig. 7 More resistor and capacitor values provide more charge flow in

**Fig. 4** Charge–voltage relationship of memcapacitor emulator. Here, the applied signal is sinusoidal 100 mV with 20 kHz frequency




**Fig. 5** Charge–voltage relationship of memcapacitor emulator with different frequency ranges




the circuit. If resistor or capacitor is controlled electronically, it can be specified that memcapacitor emulator circuit is electronically controllable.

Out of the control with resistor and capacitor, memcapacitor circuit behavior can be controlled using MO-OTA bias current. The bias current directly affects the charge/voltage relationship of memcapacitor emulator circuit. As expected, the charge increases and decreases with increasing and decreasing bias current of MO-OTA, respectively. Figure 8 depicts charge/voltage relationship when bias currents are selected as 20  $\mu\text{A}$ , 30  $\mu\text{A}$ , and 40  $\mu\text{A}$  values.

Transistors are used as grounded capacitors.  $T_A$ ,  $T_B$  and  $T_C$ ,  $T_D$  transistors act grounded parallel capacitors. The capacitor values can be controlled by changing the



**Fig. 6** Variations in the memcapacitance for each pulses. Red and black lines represent voltage pulses which are applied to the decremental and incremental terminal of memcapacitor, respectively. Also, blue line represents charge response (Color figure online)




**Fig. 7** Variation in charge when **a** different resistor and **b** capacitor values are used


W/L ratios of these transistors. As shown in Fig. 9, the charge/voltage relationships of the proposed circuit depending on different W/L ratios are investigated. As expected, more charge values can be obtained using high W/L transistor ratios.

We investigated the charge/voltage relationship of the proposed circuit with different temperatures. As shown in Fig. 10, the charge/voltage relationship of the circuit exhibits stable behavior at a wide range of the temperature.

**Fig. 8** Charge/voltage relationship of the circuit depends on various MO-OTAs bias currents



**Fig. 9** Charge–voltage relationship of memcapacitor emulator when different W/L values are used







Finally, the circuit can be operated at different frequencies by changing capacitor value. The capacitor value directly affects the operation frequency of the circuit. As shown in Fig. 11, similar hysteresis loops are obtained at various frequencies for different capacitor values.

We compared our circuit with previous studies in term of used circuit element counts, circuit structure, whether a mutator is required or not, and electronically controllable property. As shown in Table 1, any floating elements are not used, and a mutator is not required to implement memcapacitor. Also, the proposed circuit is both floating and electronically controllable. In conclusion, the designed memcapacitor circuit consists of all good and required properties in a single structure.



**Fig. 10** Charge–voltage relationship of memcapacitor emulator with different temperatures



**Fig. 11** Charge–voltage relationship of memcapacitor emulator for different capacitor and frequency values **a**  $C = 3\text{nF}, f = 20\text{ kHz}$  **b**  $C = 6\text{nF}, f = 10\text{ kHz}$  **c**  $C = 12\text{nF}, f = 5\text{ kHz}$

**Table 1** Comparison of our circuit with previous studies

Ref	Active component #	Passive component #	Floating element	Grounded floating	Frequency (Hz)	Requirement of mutator	Electronically controllable
[41] <sup>a</sup>	3 AE	4	Yes	Grounded	500 Hz	No	No
[41] <sup>b</sup>	3 AE	3	Yes	Grounded	500 Hz	No	Yes
[35]	1 AE	3	No	Grounded	500 kHz	No	No
[7]	2 AE, 1 Tr	3	No	Grounded	1 kHz	No	Yes
[32]	1 AE, 1 M	1	No	Grounded	100 kHz	Yes	Yes
[27]	4 AE, 1 M	2	Yes	Floating	NA	Yes	No
[43]	4 AE	5	Yes	Floating	160 kHz	No	No
[42]	5 AE	9	Yes	Floating	4 kHz	No	No
[28]	2 AE, 1 M	3	Yes	Floating	16 kHz	No	No
This study	2 AE, 4 Tr	2	No	Floating	20 kHz	No	Yes

AE active element, Tr transistor, M memristor

<sup>a</sup>Fig. 2 in [41]

<sup>b</sup>Fig. 3 in [41]

## 4 Conclusion

This paper presents MO-OTA-based electronically controllable fully floating memcapacitor emulator circuit design. This circuit has a very simple structure and is suitable for both VLSI implementation and building on breadboard using discrete circuit elements. Also, both terminals of this proposed circuit can be connected to any places of the circuit thanks to its fully floating structure. The transistors are used as voltage-controlled capacitor and derived from MO-OTAs. Many analyses for the proposed circuit are given in this paper to demonstrate the high performance of circuit using TSMC 0.18  $\mu\text{m}$  parameters. Finally, all results for the proposed fully floating emulator circuit are compatible with the expected memcapacitor behavior.

**Acknowledgements** The authors have no conflicts of interests to declare that are relevant to the content of this article.

**Author contributions** All authors contributed to the study conception and design. All authors equally participated in the implementation of circuit designs, simulations, finding results, and preparing of the manuscript. All authors commented on previous versions of the manuscript. All authors read and approved the final manuscript.

**Data availability** Not applicable

## Declarations

**Conflict of interest** The authors declare that there is no conflict of interest.

**Ethics declarations** Accepted principles of ethical and professional conduct have been followed by the authors.

**Consent to Participate** All the authors consent to participate in this research study.

**Consent for Publication** All the authors consent to publish the present work.

**Human and animal rights** Not applicable

## References

1. A. Ascoli, R. Tetzlaff, F. Corinto, M. Mirchev, M. Gilli, Memristor-based filtering applications, in LATW 2013—14th IEEE Latin-American Test Workshop (2013), pp. 1–6
2. Y. Babacan, An operational transconductance amplifier-based memcapacitor and meminductor. *Istanbul Univ. J. Electric. Electron. Eng.* **18**, 36–38 (2018)
3. D. Biolek, Z. Biolek, V. Biolková, Behavioral modeling of memcapacitor. *Radioengineering* **20**, 228–233 (2011)
4. D. Biolek, V. Biolková, Z. Kolka, Mutators simulating memcapacitors and meminductors, in *IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS* (2010), pp. 800–803
5. L.O. Chua, Memristor-the missing circuit element. *IEEE Trans. Circuit Theory* **18**, 507–519 (1971)
6. F. Corinto, A. Ascoli, M. Gilli, Nonlinear dynamics of memristor oscillators. *IEEE Trans. Circuits Syst. I Regul. Pap.* **58**, 1323–1336 (2011)
7. E. Demir, A. Yesil, Y. Babacan, T. Karacali, Operational transconductance amplifier based electronically controllable memcapacitor and meminductor emulators. *J. Circuits Syst. Comput.* **30**, 21502224 (2021)

8. M. Di Ventra, Y.V. Pershin, L.O. Chua, Circuit elements with memory: memristors, memcapacitors, and meminductors. *Proc. IEEE* **97**, 1717–1724 (2009)
9. M.E. Fouda, A.G. Radwan, Fractional-order memristor response under DC and periodic signals. *Circuits Syst. Signal Process.* **34**, 961–970 (2015)
10. S. Hamdioui, H. Aziza, G.C. Sirakoulis, Memristor based memories: technology, design and test, in *Proceedings—2014 9th IEEE International Conference on Design and Technology of Integrated Systems in Nanoscale Era, DTIS 2014* (2014), pp. 1–7
11. Y. Ho, G.M. Huang, P. Li, Dynamical properties and design analysis for nonvolatile memristor memories. *IEEE Trans. Circuits Syst. I Regul. Pap.* **58**, 724–736 (2011)
12. M. Itoh, L.O. Chua, Memristor oscillators. *Int. J. Bifurc. Chaos* **18**, 3183–3206 (2008)
13. H. Kim, M.P. Sah, C. Yang, L.O. Chua, Memristor-based multilevel memory, in *2010 12th International Workshop on Cellular Nanoscale Networks and Their Applications, CNNA 2010* (2010), pp. 1–6
14. H. Kim, M.P. Sah, C. Yang, S. Cho, L.O. Chua, Memristor emulator for memristor circuit applications. *IEEE Trans. Circuits Syst. I Regul. Pap.* **59**, 2422–2431 (2012)
15. M. Krems, Y.V. Pershin, M. Di Ventra, Ionic memcapacitive effects in nanopores. *Nano Lett* **10**, 2674–2678 (2010)
16. S. Kvatinsky, A. Kolodny, U.C. Weiser, and E. G. Friedman, in Memristor-based IMPLY logic design procedure, in *Proceedings—IEEE International Conference on Computer Design: VLSI in Computers and Processors* (2011), pp. 142–147
17. C. Li, D. Belkin, Y. Li, P. Yan, M. Hu, N. Ge, H. Jiang, E. Montgomery, P. Lin, Z. Wang, W. Song, J.P. Strachan, M. Barnell, Q. Wu, R.S. Williams, J.J. Yang, Q. Xia, Efficient and self-adaptive in-situ learning in multilayer memristor neural networks. *Nat. Commun.* **9**, 1–8 (2018)
18. C. Li, M. Hu, Y. Li, H. Jiang, N. Ge, E. Montgomery, J. Zhang, W. Song, N. Dávila, C.E. Graves, Z. Li, J.P. Strachan, P. Lin, Z. Wang, M. Barnell, Q. Wu, R.S. Williams, J.J. Yang, Q. Xia, Analogue signal and image processing with large memristor crossbars. *Nat. Electron.* **1**, 52–59 (2018)
19. J. Martinez-Rincon, M. Di Ventra, Y.V. Pershin, Solid-state memcapacitive system with negative and diverging capacitance. *Phys. Rev. B Condens Matter Mater. Phys.* **81**, 195430 (2010)
20. B. Muthuswamy, Implementing memristor based chaotic circuits. *Int. J. Bifurc. Chaos* **20**, 1335–1350 (2010)
21. K. Orman, Temperature profile tracking control with memristor based PI controller in the heat flow system. *Int. J. Mod. Res. Eng. Technol.* **4**, 12–15 (2019)
22. K. Orman, Memristor based PD controller design and application on a ball and beam control system, in *Proceedings of the International Conference on Engineering Technologies ICENTE* (2020), pp. 143–146
23. K. Orman, Memristor based 2 dof PID controller design and speed control test in DC motor, in *Global—Conference on Engineering Research (GLOBECER'21)* (2021), pp. 754–755
24. K. Orman, Pavlov's Dog: a simple circuit implementation using a volatile memristor. *Electrica* **20**, 81–86 (2020)
25. K. Orman, Y. Babacan, *Memory Circuit Elements and Applications* (Academic Studies in Engineering Sciences, 2020), pp. 77–101
26. K. Orman, Y. Babacan, The implementation of logic gates using only memristor based neuristor. *Informacije MIDEM* **51**, 113–117 (2021)
27. Y.V. Pershin, M. Di Ventra, Emulation of floating memcapacitors and meminductors using current conveyors. *Electron. Lett.* **47**, 243–244 (2011)
28. P.K. Sharma, R.K. Ranjan, F. Khateb, M. Kumngern, Charged controlled MEM-element emulator and its application in a chaotic system. *IEEE Access* **8**, 171397–171407 (2020)
29. P. Srivastava, R.K. Gupta, R.K. Sharma, R.K. Ranjan, MOS-only memristor emulator. *Circuits Syst. Signal Process.* **39**, 5848–5861 (2020)
30. D.B. Strukov, G.S. Snider, D.R. Stewart, R.S. Williams, The missing memristor found. *Nature* **453**, 80–83 (2008)
31. J. Sun, X. Zhao, J. Fang, Y. Wang, Autonomous memristor chaotic systems of infinite chaotic attractors and circuitry realization. *Nonlinear Dyn.* **94**, 2879–2887 (2018)
32. Z.G.Ç. Taşkıran, M. Sağbaş, U.E. Ayten, H. Sedef, A new universal mutator circuit for memcapacitor and meminductor Elements. *AEU Int. J. Electron. C* **119**, 153180 (2020)
33. A. Thomas, Memristor-based neural networks. *J. Phys. D Appl. Phys.* **46**, 093001 (2013)
34. Ö.F. Tozlu, F. Kaçar, Y. Babacan, Electronically controllable neuristor based logic gates and their applications. *AEU Int. J. Electron. C* **138**, 153834 (2021)

35. J. Vista, A. Ranjan, Design of memcapacitor emulator using DVCCTA. *J. Phys. Conf. Ser.* **66**, 1–8 (2019)
36. X.Y. Wang, A.L. Fitch, H.H.C. Iu, W.G. Qi, Design of a memcapacitor emulator based on a memristor. *Phys. Lett. A* **376**, 394–399 (2012)
37. H.G. Wu, Y. Ye, B.C. Bao, M. Chen, Q. Xu, Memristor initial boosting behaviors in a two-memristor-based hyperchaotic system. *Chaos Solitons Fract.* **121**, 178–185 (2019)
38. A. Yesil, Y. Babacan, F. Kacar, A new DDCC based memristor emulator circuit and its applications. *Microelectronics J* **45**, 282–287 (2014)
39. A. Yesil, Y. Babacan, F. Kacar, Electronically tunable memristor based on VDCC. *AEU Int. J. Electron. C* **107**, 282–290 (2019)
40. A. Yesil, Y. Babacan, F. Kacar, An electronically controllable, fully floating memristor based on active elements: DO-OTA and DVCC. *AEU Int. J. Electron. C* **123**, 153315 (2020)
41. A. Yesil, Y. Babacan, Electronically controllable memcapacitor circuit with experimental results. *IEEE Trans. Circuits Syst. II Express Briefs* **68**, 1443–1447 (2021)
42. D. Yu, X. Zhao, T. Sun, H.H.C. Iu, T. Fernando, A simple floating mutator for emulating memristor, memcapacitor, and meminductor. *IEEE Trans. Circuits Syst. II Express Briefs* **67**, 1334–1338 (2020)
43. C. Zheng, D. Yu, H.H.C. Iu, T. Fernando, T. Sun, J.K. Eshraghian, H. Guo, A novel universal interface for constructing memory elements for circuit applications. *IEEE Trans. Circuits Syst. I Regul. Pap.* **66**, 4793–4806 (2019)

**Publisher's Note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.