

Analytical Review of Noise Margin in MVL: Clarifcation of a Deceptive Matter

Mehdi Takbiri¹ · Reza Faghih Mirzaee2 · Keivan Navi¹

Received: 11 February 2018 / Revised: 9 February 2019 / Accepted: 12 February 2019 / Published online: 22 February 2019 © Springer Science+Business Media, LLC, part of Springer Nature 2019

Abstract

Multiple-valued logic (MVL) can lead to fewer interconnections inside and outside a chip. It can also increase computational performance. Despite these intrinsic advantages, MVL circuits are more prone to noise than the binary counterparts. Since the voltage range is divided into some narrow zones, it is essential to consider noise margins carefully when designing MVL circuits in order to make certain of their suitability and adequate reliability. Several ternary and quaternary inverters, whose voltage transfer characteristics (VTC) sufer from reduced noise margins, have been presented in the literature. This shows that further clarifcation is defnitely required. In this paper, the correct VTC curve of a ternary inverter with proper attributes is clarifed. The explanations go beyond ternary logic to cover quaternary and other MVL systems as well. Then, the paper undertakes a review of noise margin and static noise margin measurements for some well-known ternary and quaternary inverters. Besides, the effects of process variation on noise margin are studied.

Keywords Inverter · Multiple-valued logic · Noise margin · Quaternary logic · Static noise margin · Ternary logic · Voltage transfer characteristic

1 Introduction

According to ITRS reports [[17](#page-20-0)], *power consumption* and *reliability* are the two major challenges eroding Moore's law. Reliability is directly afected by *noise* and *variation* [\[6](#page-20-1)]. Therefore, noise margin (NM) is a fundamental concept in

Mehdi Takbiri m_takbiri@sbu.ac.ir

Keivan Navi navi@sbu.ac.ir

¹ Faculty of Computer Science and Engineering, Shahid Behshti University, G.C., Tehran, Iran

 \boxtimes Reza Faghih Mirzaee r.f.mirzaee@qodsiau.ac.ir

² Department of Computer Engineering, Shahr-e-Oods Branch, Islamic Azad University, Tehran, Iran

digital electronics, indicating how much a circuit is tolerant of noise. Literally, it determines the amount by which a signal exceeds the threshold for proper and acceptable logic values. Sensitivity to noise can be reduced by wider NMs; hence, the correct functionality of digital circuits will not be disrupted by smallamplitude noises.

The concept of noise tolerance is very important in binary digital circuits. It is an even more consequential issue in multiple-valued logic (MVL) circuits, where there are more than two logic levels. The importance is due to the fact that voltage levels come closer to one another and form narrower voltage zones. According to the comparisons in [\[40\]](#page-21-0), a ternary inverter is more vulnerable to noise than a binary counterpart. Therefore, one must carefully consider proper NMs when designing MVL circuits. However, it seems that the deceptive simplicity of the subject has confused many researchers so far. The voltage transfer characteristic (VTC) of the most of the presented ternary [[1](#page-19-0), [2](#page-19-1), [13](#page-20-2), [18,](#page-20-3) [22,](#page-20-4) [23](#page-20-5), [28](#page-21-1), [31](#page-21-2), [33,](#page-21-3) [34,](#page-21-4) [37](#page-21-5), [42\]](#page-21-6), quaternary [[2,](#page-19-1) [10](#page-20-6), [22,](#page-20-4) [29](#page-21-7), [37\]](#page-21-5), and quinary [\[2\]](#page-19-1) inverters sufer from nonuniformity and reduced NMs. The problem becomes even more serious in today's ongoing supply voltage reduction, and it is also widely infuential both in combinational logic gates and in static random access memories (SRAMs).

Static noise margin (SNM) indicates the maximum tolerated amount of voltage noise by which the cross-coupled inverters within an SRAM do not fip the cell [\[5](#page-20-7)]. The SNM value is directly dependent upon the VTC curves of the crossinverters. SRAMs with reduced SNMs, such as the ternary ones presented in [[1,](#page-19-0) $24, 39, 43$ $24, 39, 43$ $24, 39, 43$ $24, 39, 43$ $24, 39, 43$], do not provide sufficient reliability and stability $[5, 32]$ $[5, 32]$ $[5, 32]$ $[5, 32]$.

This paper aims to clarify the correct VTC shape of a multiple-valued inverter for higher noise tolerance capability in an analytical reviewing manner. The rest of the paper is organized as follows: A short study on the VTC and NM of a binary inverter is provided in Sect. [2.](#page-1-0) The necessary basic definitions are also given in this section to make the rest of the paper more comprehensible. Section [3](#page-3-0) gives a full discussion about correct VTC of a ternary inverter, and the explanation is extended beyond ternary logic in Sect. [4.](#page-7-0) Section [5](#page-9-0) contains a brief review on the most well-known ternary and quaternary inverters in the literature. Then, simulation results, comparisons, and investigations into the efects of process variation on NM are provided. Finally, Sect. [6](#page-18-0) concludes the paper.

2 Noise Margin in Binary Logic

Binary inverter is the simplest logic gate. It is always considered as the reference circuit for studying the attributes of the integrated circuit logic families. As it is illustrated in Fig. [1,](#page-2-0) the VTC curve can model the behavioral characteristic of an inverter. There are fve critical voltage points:

- V_{OH} : The output voltage (V_{out}) at the first 1 slope point (when V_{in} increases).
- V_{OL} : The output voltage (V_{out}) at the second -1 slope point (when V_{in} increases).

Fig. 1 Typical VTC curve of a binary inverter

- V_{II} : The input voltage (V_{in}) at the first −1 slope point (when V_{in} increases). It specifes the maximum input voltage, while the output is still *High*.
- *V*_{IH}: The input voltage (V_{in}) at the second -1 slope point (when V_{in} increases). It specifes the minimum input voltage, while the output is still *Low*.
- V_{M} : The midpoint where $V_{\text{out}} = V_{\text{in}}$.

The *Low* and *High* states of NM, NM_L and NM_H, can be defined by the following equations (Eqs. $1, 2$ $1, 2$):

$$
NM_{L} = |V_{IL} - V_{OL}| \tag{1}
$$

$$
NM_{\rm H} = |V_{\rm OH} - V_{\rm IH}| \tag{2}
$$

Then, NM is the minimum of NM_L and NM_H (Eq. [3\)](#page-2-3):

$$
NM = \min(NM_L, NM_H)
$$
 (3)

This is the basic defnition of NM one can fnd in many VLSI text books [\[3](#page-20-9)]. However, the worst-case noise condition occurs when there are such noise sources on all inputs of an infnite chain of logic gates that intensify false voltage levels and upset logic values [\[14](#page-20-10)]. This condition is equivalent to a pair of cross-coupled inverters in such a way that the output of one inverter is the input of the other one (Fig. [2a](#page-3-1)) [[14\]](#page-20-10). This situation is exactly similar to what happens in an SRAM cell. Figure [2b](#page-3-1) shows the overlapping transfer characteristics of the two cross-coupled inverters. It is also known as *SRAM butterfy curve* or *eye diagram*, expressing SNM, which is calculated by Eq. [4.](#page-3-2) The inscribed rectangles inside the loops (Fig. [2b](#page-3-1)) visually explain SNM properties:

Fig. 2 Worst-case noise condition, **a** two cross-coupled inverters, and **b** their eye diagram

- 1. *Worst*-*case equal SNM* happens if the rectangles become squares.
- 2. *Worst*-*case single*-*sided SNM* takes place when a rectangle becomes a vertical or horizontal line.
- 3. *Worst*-*case symmetrical SNM* occurs when the two rectangles have the same numerical area.
- 4. *Worst*-*case uniform SNM* happens when SNM is both *equal* and *symmetrical* as the same time.

$$
SNM = min(SNM_1, \text{SNM}_2, \text{SNM}_3, \text{SNM}_4)
$$
\n(4)

In one case, two cross-inverters might make an *equal*, but not *symmetrical* condition (Fig. [3](#page-4-0)a). In another situation, two other ones with diferent voltage characteristics may create a *symmetrical*, but not *equal* condition (Fig. [3](#page-4-0)b). In order to have maximum noise endurance, *uniform SNMs* are required (Fig. [3](#page-4-0)c). One of the prime requisites for following this target in binary logic is that $V_M = \frac{1}{2} V_{DD}$ for both inverters.

3 Noise Margin in Ternary Logic

MVL is a popular subject among researchers. There is an international annual symposium about MVL (ISMVL), held for 48 years [[16\]](#page-20-11). MVL is a propositional calculus in which there are more than two logic values. There are specifcally three logic values in ternary logic, $\{0, 1, 2\}_3$, implemented in digital electronics by the voltage levels 0 V, $\frac{1}{2}V_{DD}$, and V_{DD} , respectively [[9\]](#page-20-12). The operation of negative (denoted α by −), positive (denoted by +), and standard ternary inverters (NTI, PTI, and STI) is given in Table [1](#page-4-1) [[28\]](#page-21-1). Among them, STI, whose VTC is shown in Fig. [4,](#page-5-0) is the most

Fig. 3 Static noise margins, **a** equal but not symmetrical, **b** symmetrical but not equal, and **c** uniform: equal and symmetrical

common and practical. Although the functionality of an inverter is crystal clear and easy to understand, the accurate VTC curve of the standard ternary inverter seems to be a deceptive matter.

Several ternary inverters have recently been presented in the literature [\[1](#page-19-0), [2](#page-19-1), [13,](#page-20-2) [18](#page-20-3), [22,](#page-20-4) [23,](#page-20-5) [28,](#page-21-1) [31,](#page-21-2) [33,](#page-21-3) [34,](#page-21-4) [37](#page-21-5), [42](#page-21-6)]. Their behavioral characteristic is in a way that the entire voltage range is divided into three parts (Fig. [5a](#page-5-1)). In spite of its apparent logical division, this segmentation does not lead to full efficiency in terms of noise tolerance. The high number of inappropriate VTC curves in the literature indicates the importance of clarifcation on this subject. This paper exploits diferent ways to demonstrate that the input voltage range in the VTC curve must be divided into four

Fig. 4 Typical VTC curve of a ternary inverter

Fig. 5 VTC curve of a standard ternary inverter, **a** divided into three parts and **b** divided into four parts

parts (Fig. [5b](#page-5-1)), similar to the way that has been done in [\[7](#page-20-13), [11,](#page-20-14) [21](#page-20-15), [25,](#page-20-16) [26](#page-20-17), [30,](#page-21-11) [38\]](#page-21-12). Unlike binary logic, NMs need to be calculated four times in ternary logic (Eqs. [5](#page-5-2)[–8](#page-6-0)) [\[11](#page-20-14)]). These equations are the extended version of the ones required to calculate NM in binary logic.

$$
NM_{L,2\to1} = V_{L,2\to1} - \left(V_{O,1} - \frac{1}{2}V_{DD}\right)\right|
$$
 (5)

 \mathcal{D} Springer

$$
NM_{H,2\to 1} = \left| \left(V_{O,2} - \frac{1}{2} V_{DD} \right) - V_{IH,2\to 1} \right| \tag{6}
$$

$$
NM_{L,1\to 0} = \left| \left(V_{\text{IL},1\to 0} - \frac{1}{2} V_{\text{DD}} \right) - V_{\text{O},0} \right| \tag{7}
$$

$$
NM_{H,1\to 0} = \left| V_{O,1} - \left(V_{IH,1\to 0} - \frac{1}{2} V_{DD} \right) \right|
$$
 (8)

Then, NM is the minimum amount (Eq. [9\)](#page-6-1):

$$
NM_{\text{Termary}} = \min(NM_{L,2\rightarrow 1}, NM_{H,2\rightarrow 1}, NM_{L,1\rightarrow 0}, NM_{H,1\rightarrow 0})
$$
(9)

In the above equations, $V_{\text{O},0}$, $V_{\text{O},1}$, and $V_{\text{O},2}$ are the output voltages indicating logic values '0,' '1,' and '2,' respectively. Furthermore, $V_{\text{IL},2\rightarrow1}}/V_{\text{IH},2\rightarrow1}$ and $V_{\text{II},1\rightarrow 0}$ *V*_{IH,1→0} are the *V*_{IL}/*V*_{IH} parameters when the curve changes from '2' to '1' and from '1' to '0,' respectively. These critical voltage points are also depicted in Figs. [4](#page-5-0) and [5](#page-5-1). Figure 5 shows ideal curves in which the V_{II} and V_{IH} points coincide with each other. Please note that taking this ideality into consideration does not afect the main point of this paper. According to Eqs. [5–](#page-5-2)[8](#page-6-0) and Table [2,](#page-6-2) the inverter with a VTC curve divided into four parts (Fig. [5b](#page-5-1)) has not only identical *Low* and *High* states of NM but also a higher NM than the one with three parts (Fig. [5a](#page-5-1)). Fig-ure [5](#page-5-1)a and b has NMs equal to $\frac{1}{6}V_{\text{DD}}$ and $\frac{1}{4}V_{\text{DD}}$, respectively.

Although the numerical data in Table [2](#page-6-2) clearly reveal the superiority of Fig. [5](#page-5-1)b, the advantage is also demonstrated visually in this paper. Figure [6](#page-7-1) shows the two overlapping curves of Fig. [5](#page-5-1)a and b. As it is clear, the worst-case noise condition, SNM, is *uniform* in Fig. [6b](#page-7-1). This will certainly bring about higher noise endurance. In Fig. [6](#page-7-1)a, a weak noise with low amplitude can cause malfunction and a change in logic when the input and output are at $\frac{1}{2}V_{DD}$.

Table 2 Noise margin values of

Fig. 6 Static noise margin of **a** Fig. [5a](#page-5-1) and **b** Fig. [5](#page-5-1)b

4 Noise Margin at Higher Radixes

This topic can cover other MVL inverters at higher radixes. In general, a standard *r*-valued (or radix *r*) inverter is defined by Eq. [10.](#page-8-0) The accurate VTC curve of a standard *r*-valued inverter must be divided into *2r*−*2* parts, not into *r* parts. For instance, the VTC of a standard quaternary inverter (SQI) must be similar to what is shown in Fig. [7a](#page-7-2) with six parts. This results in the *worst*-*case uniform SNM* (Fig. [7](#page-7-2)b). In contrast with the mentioned proper segmentation, the curves in $[10, 22, 29, 37]$ $[10, 22, 29, 37]$ $[10, 22, 29, 37]$ $[10, 22, 29, 37]$ $[10, 22, 29, 37]$ $[10, 22, 29, 37]$ are divided into four parts (Fig. [8a](#page-8-1)). Consequently, the overlapping VTC curves (Fig. [8b](#page-8-1)) do not bring

Fig. 7 Behavioral characteristic of a standard quaternary inverter whose VTC is divided into six parts, **a** VTC curve and **b** overlapping VTC curves resulting in uniformity

Fig. 8 Behavioral characteristic of a standard quaternary inverter whose VTC is divided into four parts, **a** VTC curve and **b** overlapping VTC curves

uniformity. As far as we know, there have been no quaternary inverters with entirely correct VTC in the literature yet. The available ones are not useful in practice because of their vanishing NMs.

$$
\bar{a} = (r - 1) - a \tag{10}
$$

NM has to be calculated six times in quaternary logic (Eqs. [11–](#page-8-2)[16](#page-8-3)), and the minimum amount as always represents NM.

$$
NM_{L,3\to 2} = \left| V_{\text{IL},3\to 2} - \left(V_{\text{O},2} - \frac{2}{3} V_{\text{DD}} \right) \right| \tag{11}
$$

$$
NM_{H,3\to 2} = \left| \left(V_{O,3} - \frac{2}{3} V_{DD} \right) - V_{IH,3\to 2} \right| \tag{12}
$$

$$
NM_{L,2\to1} = \left| \left(V_{\text{IL},2\to1} - \frac{1}{3} V_{\text{DD}} \right) - \left(V_{\text{O},1} - \frac{1}{3} V_{\text{DD}} \right) \right| \tag{13}
$$

$$
NM_{H,2\to1} = \left| \left(V_{O,2} - \frac{1}{3} V_{DD} \right) - \left(V_{IH,2\to1} - \frac{1}{3} V_{DD} \right) \right| \tag{14}
$$

$$
NM_{L,1\to 0} = \left| \left(V_{\text{IL},1\to 0} - \frac{2}{3} V_{\text{DD}} \right) - V_{\text{O},0} \right| \tag{15}
$$

$$
NM_{H,1\to 0} = \left| V_{O,1} - \left(V_{IH,1\to 0} - \frac{2}{3} V_{DD} \right) \right| \tag{16}
$$

Furthermore, NM can be calculated in a standard *r*-valued inverter by Eq. [17,](#page-9-1) where $NM_t s$ and $NM_{H} s$ are estimated $r-1$ time(s).

for
$$
i = 1
$$
 to $(r - 1)$ calculate: (17)

$$
NM_{L,(r-i)\to(r-i-1)} = \left| \left(V_{\Pi,(r-i)\to(r-i-1)} - \frac{(r-1) - (r-i)}{(r-1)} V_{\text{DD}} \right) - \left(V_{\text{O},(r-i-1)} - \frac{(r-1) - (i)}{(r-1)} V_{\text{DD}} \right) \right| \tag{17.1}
$$

$$
NM_{H,(r-i)\to(r-i-1)} = \left| \left(V_{O,(r-i)} - \frac{(r-1) - (i)}{(r-1)} V_{DD} \right) - \left(V_{IH,(r-i)\to(r-i-1)} - \frac{(r-1) - (r-i)}{(r-1)} V_{DD} \right) \right| \tag{17.2}
$$

In the case of *uniform* arrangement of VTC, the *Low* and *High* states of NM become similar (the same as Table [2](#page-6-2) for the ternary inverter of Fig. [5](#page-5-1)b). As a result, it is not required to calculate different NMs several times since all the NM_I s and NM_{HS} return the same value. In this situation, we can calculate NM only once by a single equation such as Eq. [18:](#page-9-2)

$$
NM = \left| \left(V_{O,(r-1)} - \frac{(r-2)}{(r-1)} V_{DD} \right) - V_{IH,(r-1)\to(r-2)} \right| \tag{18}
$$

Although *uniformity* is a necessary condition for maximizing NM, it is not sufficient. A *uniform* VTC is not necessarily an ideal one. In an ideal curve, the shaded areas are equally become as large as possible. In other words, the V_{II} and V_{III} points coincide with each other in an ideal VTC curve, whose NM can be calculated by Eq. [19](#page-9-3). In the case of ideality, $V_{\text{O},r-1}$ would be V_{DD} , $V_{\text{IH},(r-1)\to(r-2)}$ would be $\frac{V_{\text{DD}}}{2r-2}$, and subsequently Eqs. [18](#page-9-2) and [19](#page-9-3) would be equal.

$$
NMIdeal = \frac{V_{DD}}{2r - 2}
$$
 (19)

5 Literature Review and Simulation Results

5.1 Brief Review of MVL Inverters

Carbon nanotube feld-efect transistor (CNTFET) is a popular technology for designing MVL circuits. Most of the recent works presented in the literature are based on this nanoscale emerging technology $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ $[1, 2, 7, 10, 11, 21-25, 28-31, 33,$ [34](#page-21-4), [36,](#page-21-13) [37](#page-21-5), [39,](#page-21-8) [42](#page-21-6), [43\]](#page-21-9). Its popularity is mainly because of its fexibility in designing multi-threshold circuits, which is a defnite necessity in MVL circuitry so as

to detect diferent voltage levels. Unlike CNTFET, silicon transistors are inherently single-threshold devices [[15\]](#page-20-18). Further explanations about CNTFET are beyond the aim of this paper, and one can fnd additional information in many references such as [[8,](#page-20-19) [12,](#page-20-20) [27](#page-20-21)].

The designs in [\[23](#page-20-5), [28\]](#page-21-1) are the most successful and high-performance standard ternary inverters presented in the literature so far. The one in [[23\]](#page-20-5) is a CMOSlike structure, in which pull-up and pull-down networks connect the output node to power supply and ground, respectively (Fig. [9](#page-10-0)a). TP1 and TN1 are connected at the same time if the output value is to be '1.' Then, two diode-connected transistors, TP3 and TN3, divide voltage to produce $\frac{1}{2}V_{\text{DD}}$. In addition, TP2 and TN2 are, respectively, activated when the output value is supposed to be '2' and '0.'

Fig. 9 Standard ternary inverters presented in **a** [[23\]](#page-20-5), **b** [\[7](#page-20-13)], **c** [\[28](#page-21-1)], and **d** [[30\]](#page-21-11)

The STI of [[7\]](#page-20-13) has the same structure as [\[23](#page-20-5)], but with some diferent transistor sizes (Fig. [9b](#page-10-0)). The diameter of carbon nanotubes (D_{CNT}) determines threshold voltage (V_{Th}) of transistor (Eq. [20](#page-11-0)) [\[8](#page-20-19), [28\]](#page-21-1). D_{CNT} of TP2 and TN2 has been reduced in [\[7](#page-20-13)] from 0.783 to 0.626 nm with the aim of improving SNM for the construction of a ternary SRAM. This is the only diference between the designs in [[23\]](#page-20-5) and its modifed version in [[7\]](#page-20-13).

$$
V_{\text{Th, CNTFET}} \approx \frac{0.43}{D_{\text{CNT}}(\text{nanometer})}
$$
 (20)

The other well-known STI, presented in [\[28](#page-21-1)] (Fig. [9c](#page-10-0)), is based on the fact that STI is the average of PTI and NTI (Table [1](#page-4-1)). TP1 and TN1 generate the negative output value. TP2 and TN2 produce the positive output value. Afterward, TP3 and TN3, which are always ON, produce the average voltage level. Voltage division only occurs when PTI and NTI have diferent values.

The last inverter $[30]$ $[30]$ (Fig. [9](#page-10-0)d) is the modified version of $[28]$ $[28]$. The authors have reduced D_{CNT} from 0.783 to 0.626 nm for TP1 and TN2 with the purpose of increasing SNM. Diferent transistor sizes have been used to make the SRAM cell less vulnerable to noise. Moreover, two stacked transistors (TP4 and TN4) have been added to reduce static power consumption. The previous STIs have six CNTFETs each, whereas the one in [\[30](#page-21-11)] has eight ones. The modifed STIs in [\[7](#page-20-13), [30\]](#page-21-11) are also selected in this paper to show how efective transistor sizing is in the subject of noise tolerance.

Additionally, Fig. [10](#page-11-1) displays two high-performance standard quaternary inverters, which are in fact the extended versions of the STIs reviewed above. The main concept of the frst SQI [[29\]](#page-21-7) (Fig. [10](#page-11-1)a) has been taken from the STI presented in [\[28](#page-21-1)]. The frst three binary inverters, constructed by (TP1 and TN1) and (TP2 and

Fig. 10 Standard quaternary inverters presented in **a** [\[29](#page-21-7)] and **b** [\[10](#page-20-6)]

TN2) and (TP3 and TN3), are, respectively, positive, neutral, and negative quaternary inverters (PQI, NeQI, and NQI), whose truth tables are depicted in Table [3.](#page-12-0) The fnal output is equal to their average amount. This is what happens in brief:

- If the input value is '0,' no voltage division occurs and the output node is only connected to V_{DD} through TP7 and TP8.
- If the input value becomes '1,' TN8 is also activated. As a result, voltage division takes place through one *n* type (TN8) and two parallel *p* type (TP7 and TP8) transistors. The parallel *p* type transistors produce less equivalent resistance than the single *n* type one ($R_{\text{PUN}} = \frac{1}{2}R_{\text{PDN}}$). Therefore, the output voltage is $\frac{2}{3}V_{\text{DD}}$.
- If the input value becomes '2,' TP7 turns off and TN7 switches on instead. As a result, voltage division takes place through one *p* type (TP8) and two parallel *n* type (TN7 and TN8) transistors. The parallel *n* type transistors produce less equivalent resistance than the single *p* type one ($R_{\text{PDN}} = \frac{1}{2}R_{\text{PUN}}$). In this case, the output voltage is equal to $\frac{1}{3}V_{DD}$.
- If the input value becomes '3,' TP8 turns off. Consequently, the output node is only connected to the ground through TN7 and TN8.

The second SQI [\[10](#page-20-6)] (Fig. [10](#page-11-1)b) is the extended version of the STI presented in [\[23](#page-20-5)]. It has diferent pull-up and pull-down networks which are activated whenever needed. In short:

- If the input value is '0,' TP1 is activated and links the output node to the power supply. Please note that TP2 and TP3 are also ON in this case.
- If the input value becomes '1,' TP1 is deactivated. Instead, TN3 switches on. Voltage division occurs through one *p* type (TP5) and two *n* type (TN4 and TN5) diode-connected transistors. The *n* type ones are in series with more equivalent resistance than the single *p* type one $(R_{\text{PUN}} = \frac{1}{2}R_{\text{PDN}})$. Therefore, the output voltage equals $\frac{2}{3}V_{\text{DD}}$ in this case. Although TP3 is also ON, it has no effect on voltage division since it is short-circuited by TP2.
- If the input value becomes '2,' TP2 is not activated any longer. This time, TN3 is short-circuited by TN2, which is ON now. Voltage division is caused by one *n* type (TN5) and two *p* type (TP4 and TP5) diode-connected transistors. The *p* type ones are in series producing more equivalent resistance than the single *n* type one $(R_{\text{PDN}} = \frac{1}{2}R_{\text{PUN}})$. As a result, the output voltage is $\frac{1}{3}V_{\text{DD}}$ in this situation.

If the input value becomes '3,' there are not any active p type transistors since TP3 also switches of. TN1 switches on and leads to the connection of the output node to the ground. TN2 and TN3 are also ON.

The frst and second SQIs have 16 and 10 CNTFETs, respectively. Diferent voltage levels are detected in MVL circuits by proper threshold voltage adjustment for transistors. The diameters are also indicated in Figs. [9](#page-10-0) and [10.](#page-11-1)

5.2 Simulation Results and Comparisons

VTC curve is the key element which quantifes NM and SNM. HSPICE DC sweep analysis is carried out to plot VTC. It performs a series of operating point analyses, changing the voltage of a selected source in some increasing steps, to give a DC transfer curve. The STIs and SQIs are simulated with the 32-nm Stanford CNTFET model [\[8](#page-20-19), [41\]](#page-21-14). Simulations are carried out in 0.9 V power supply at room temperature. Since all of the STIs and SQIs have been designed with CNTFET in their original papers, the same technology has been used to run the simulations in this paper.

The VTC curves of the STIs are illustrated in Fig. [11](#page-13-0). NM values are also presented in Table [4](#page-14-0). The designs presented in [[7,](#page-20-13) [30\]](#page-21-11) have the largest NM because they maintain wider logic '1' than the others. Similar to Fig. [5b](#page-5-1), they divide the entire curve into four parts. As a result, they have about 38.1% higher NM than their former versions [\[23](#page-20-5), [28\]](#page-21-1). NM improvement is simply achieved by a slight modifcation in transistor sizing. They have also 33.3% higher NM than the design in [\[28](#page-21-1)].

Fig. 11 Voltage transfer characteristic (VTC) curves of standard ternary inverters (STIs)

Design	STI [23]	STI [7]	STI [28]	STI [30]
$NM_{L,2\rightarrow 1}(mV)$	290	210	290	210
$NM_{H2\rightarrow 1}(mV)$	130	210	140	220
$NM_{L1\rightarrow 0}$ (mV)	130	210	140	220
$NM_{H1\rightarrow 0}$ (mV)	290	210	290	210
$V_{\text{TW},2\rightarrow 1}$ (mV)	30	30	20	20
$V_{\text{TW},1\rightarrow 0}$ (mV)	30	30	20	20
$V_{LS,2\rightarrow 1}$ (mV)	450	450	450	450
$V_{\text{LS},1\rightarrow 0}$ (mV)	450	450	450	450
NM (mV) without process variation	130	210	140	210
NM (mV) with process variation	75	145	100	170
SNM (mV) without process variation	65	110	135	180
SNM (mV) with process variation	$\overline{0}$	55	60	95

Table 4 Comparison of noise margin values in STIs

Fig. 12 Worst-case noise condition of the STI in [\[23](#page-20-5)] **a** without process variation and **b** with process variation

The STI butterfy curves, indicating SNM, are depicted in Figs. [12](#page-14-1), [13,](#page-15-0) [14](#page-15-1), and [15](#page-16-0). SNM values are also reported in Table [4.](#page-14-0) The largest SNM belongs to the STI in [[30](#page-21-11)], whose curve is divided into four parts with sharp corners and steep drops. Among the rest, the design in [[28\]](#page-21-1) has the next-largest SNM although it does not divide the VTC curve properly. The reason is that it has steep drops and sharp corners around logic '1,' which results in larger inscribed rectangles (or squares) in the butterfy curves. Moreover, a VTC with narrow transition width (TW) and wide logic swing (LS) is closer to the ideal form. TW is the amount of input voltage change (V_{TW}) by which the output voltage changes from one state to another. There are two and three TWs in the standard ternary and quaternary inverters, respectively. *V*_{TW}s can generally be calculated $r-1$ times in radix r by Eq. [21,](#page-15-2) where $1 \leq i \leq r - 1$.

Fig. 13 Worst-case noise condition of the STI in [\[7](#page-20-13)] **(a)** without process variation and **(b)** with process variation

Fig. 14 Worst-case noise condition of the STI in [\[28](#page-21-1)] **a** without process variation and **b** with process variation

$$
V_{\text{TW},i \to (i-1)} = V_{\text{IH},i \to (i-1)} - V_{\text{IL},i \to (i-1)} \tag{21}
$$

On the other hand, LS is the amount of voltage space (V_{LS}) between two adjacent logic states. Ideally, the entire voltage range must be divided into *r*−1 equal zones so that the voltage levels are situated the farthest apart from each other. Circuits with full voltage swings are always preferred. There are *r*−1 LSs in a standard *r*-valued inverter, calculated by Eq. [22,](#page-15-3) where $1 \le i \le r - 1$.

$$
V_{LS,i\to(i-1)} = V_{O,i} - V_{O,(i-1)}
$$
\n(22)

Fig. 15 Worst-case noise condition of the STI in [\[30](#page-21-11)] **a** without process variation and **b** with process variation

All of the STIs have the same LSs (Table [4](#page-14-0)). Nevertheless, the ones in [\[28](#page-21-1), [30](#page-21-11)] have 10 mV narrower TWs than the other ones. As a result, the V_{II} and V_{IH} points are closer to each other. This fact helps to inscribe more square-like, larger rectangles in the corresponding butterfy curves (Figs. [14](#page-15-1), [15](#page-16-0)).

Despite its many great advantages, CNTFET is still in development and sufers from imperfect fabrication [[4,](#page-20-22) [12](#page-20-20)]. Some manufacturing imperfections are the presence of metallic CNTs, chirality drift, CNT doping variations, and density fuctuations [\[4](#page-20-22)]. The most problematic issue regarding the topic of this paper is that the diameter of carbon nanotubes is subject to 0.04–0.2 nm variations [\[35](#page-21-15)]. Please note that CNTFET is not the only device which is sensitive to process variation. Fluctuations of electrical parameters are also signifcant in manufacturing of sub-45-nm CMOS devices [[19,](#page-20-23) [20\]](#page-20-24). According to [\[19](#page-20-23)], 45-nm CMOS technology is under the infuence of a number of variations such as random dopant fuctuation, line-edge and line-width roughness, and several variations in the gate dielectric.

The impact of process variation on NM of the selected STIs and SQIs is also studied in this section. Process variation may reduce circuit resistance against noise. Process variation analyses have been carried out by performing 100 Monte Carlo runs, in which the distribution of diameters is assumed as Gaussian with 6-sigma distribution. Moreover, the highest expected variability for each mean diameter, 0.2 nm, is brought up in measurements.

Noise analysis results with the consideration of process variation are also given in Table [4](#page-14-0) and Figs. [12,](#page-14-1) [13](#page-15-0), [14](#page-15-1), and [15](#page-16-0). As it is shown in Fig. [12b](#page-14-1), SNM is zero for the STI of [[23\]](#page-20-5) because there is no room for a rectangle to be inscribed in the overlapping curves. Process variation afects NM and SNM disadvantageously. Since MVL circuits are usually based on CNTFETs, which are sensitive to process variation, the importance of appropriate NM adjustment becomes even more crucial.

The same investigations have been carried out for the two well-known standard quaternary inverters of [[10](#page-20-6), [29\]](#page-21-7). Their VTC and butterfy curves are plotted in Figs. [16](#page-17-0), [17,](#page-17-1) and [18.](#page-18-1) Their NM and SNM values are also given in Table [5.](#page-18-2) The curves are divided

Fig. 16 Voltage transfer characteristic (VTC) curves of standard quaternary inverters (SQIs)

Fig. 17 Worst-case noise condition of the SQI in [[29\]](#page-21-7) **a** without process variation and **b** with process variation

into four parts in both circuits. However, the one in [\[29\]](#page-21-7) has higher noise tolerance in the worst-case condition mainly because of its sharp corners and steep drops. As it is shown in Fig. [18b](#page-18-1), SNM for the SQI of [\[10\]](#page-20-6) disappears in the presence of process variation.

Fig. 18 Worst-case noise condition of the SQI in [[10\]](#page-20-6) **a** without process variation and **b** with process variation

6 Conclusion

Many researchers have divided the behavioral characteristic of an *r*-valued inverter into r parts. This type of segmentation is not reliable and effective in practice. In this paper, the necessity of its division into 2*r*−2 parts is shown; otherwise, reduced NM would be one of the major disadvantages. In addition, it shows that *equality* is not the only necessary and sufficient condition for the VTC of an MVL inverter. It also needs to be *symmetrical* so that NMs are properly

set. Moreover, our investigations demonstrate that sharpness and steepness are other important qualities which can lead to higher noise endurance, especially in the worst-case condition. Besides, based on our studies, process variation reduces NM and SNM values. Thus, the accurate arrangement of the VTC curve is very crucial.

As far as we have searched, there are few entirely ftting MVL inverters in the literature. The ones with sharp corners and steep drops, such as [[1,](#page-19-0) [2,](#page-19-1) [13,](#page-20-2) [28,](#page-21-1) [29](#page-21-7), [31](#page-21-2), [34](#page-21-4), [37](#page-21-5), [42\]](#page-21-6), are not divided into the right number of parts. The ones with proper division, such as [\[7](#page-20-13)], do not have sharp corners. There are some MVL inverters which are neither sharp nor properly divided [[10](#page-20-6), [18,](#page-20-3) [22,](#page-20-4) [23](#page-20-5), [33](#page-21-3)]. As shown in this paper, transistor sizing has a major impact on VTC. Circuit designers can simply reduce the vulnerability of their MVL circuits to noise with correct transistor sizing.

It is needed to mention that there are some successful examples in the literature as well. The STI in [[30](#page-21-11)] is an example in which all of the factors have been observed regarding the topic of NM although it has two more transistors than its other famous competitors. The VTC curves of the ternary inverters in [[11](#page-20-14), [26](#page-20-17)] are also in accord with the required attributes mentioned in this paper. However, their structures are, respectively, based on *dynamic logic* and *Diferential Cascode Voltage Switch Logic* (DCVSL), applications of which are somehow limited in digital electronics. In addition, the design in [\[26\]](#page-20-17) depends on one extra supply voltage $(\frac{1}{2}V_{DD})$ other than the power supply and ground. This requirement is in $\frac{1}{2}$ contrast with the main target of MVL, whose mission is to reduce interconnections inside a chip. The presented designs in $[31, 37]$ $[31, 37]$ $[31, 37]$ $[31, 37]$ $[31, 37]$ have the same drawback. At last, in spite of suitable configuration, the designs in [[25](#page-20-16), [36\]](#page-21-13) propose ternary and quaternary buffers, but not inverters.

Eventually, the VTC curves in [[7,](#page-20-13) [30\]](#page-21-11) have been ameliorated for the construction of SRAMs with higher SNM. Proper segmentation has also been taken into account for a special Low Standby-power Fast (LSF) circuit in [[21](#page-20-15)] to build a ternary SRAM cell with improved stability. Nevertheless, SRAM is not the only application in which VTC matters. The behavioral characteristic of MVL inverters/bufers (and also other circuits) must be divided into the correct number of parts in all MVL applications including combinational logic gates, whose noise sensitivity is of importance as well.

Acknowledgement The authors would like to thank Ms. Sharbaf Ebrahimi for her language editing which has greatly improved the manuscript.

References

- 1. E. Abiri, A. Darabi, A novel design of low power and high read stability ternary SRAM (T-SRAM), memory based on the modifed gate difusion input (m-GDI) method in nanotechnology. Microelectron. J. **58**, 44–59 (2016)
- 2. E. Abiri, A. Darabi, S. Salem, Design of multiple-valued logic gates using gate-difusion input for image processing applications. Comput. Electr. Eng. **69**, 142–157 (2018)
- 3. M. Alioto, G. Palumbo, *Current-Mode Digital Circuits: Model and Design of Bipolar and MOS Current-Mode Logic* (Springer, Dordrecht, 2005), pp. 37–46
- 4. C.G. Almudever, A. Rubio, Variability and reliability analysis of CNFET technology: impact of manufacturing imperfections. Microelectron. Reliab. **55**, 358–366 (2015)
- 5. B. Alorda, G. Torrens, S. Bota, J. Segura, Adaptive static and dynamic noise margin improvement in minimum-sized 6T-SRAM cells. Microelectron. Reliab. **54**, 2613–2620 (2014)
- 6. V. Beiu, M. Tache, Statistical analysis of static noise margins, in *European Conference on Circuit Theory and Design* (2015), pp. 1–4
- 7. G. Cho, F. Lombardi, Design and process variation analysis of CNTFET-based ternary memory cells. Integr. VLSI J. **54**, 97–108 (2016)
- 8. J. Deng, Device modeling and circuit performance evaluation for nanoscale devices: silicon technology beyond 45 nm node and carbon nanotube feld efect transistors. Ph.D. Thesis, Stanford University (2007)
- 9. E. Dubrova, Multiple-valued logic in VLSI: challenges and opportunities, in *Proceeding of the NORCHIP'99* (1999), pp. 340–350
- 10. S.A. Ebrahimi, M.R. Reshadinezhad, A. Bohlooli, M. Shahsavari, Efficient CNTFET-based design of quaternary logic gates and arithmetic circuits. Microelectron. J. **53**, 156–166 (2016)
- 11. R. Faghih Mirzaee, T. Nikoubin, K. Navi, O. Hashemipour, Diferential cascode voltage switch (DCVS) strategies by CNTFET technology for standard ternary logic. Microelectron. J. **44**, 1238–1250 (2013)
- 12. S. Farhana, M.F. Noordin, Technology and performance: carbon nanotube (CNT) feld efect transistor (FET) in VLSI circuit design, in *IEEE 7th Annual Ubiquitous Computing, Electronics & Mobile Communication Conference* (2016), pp. 1–4
- 13. P.A. Gowrisankar, Design of multi-valued ternary logic gates based on emerging sub-32 nm technology, in *3rd International Conference on Science Technology Engineering & Management* (2017), pp. 1023–1031
- 14. J.R. Hauser, Noise margin criteria for digital logic circuits. IEEE Trans. Educ. **36**, 363–368 (1993)
- 15. H. Inokawa, A. Fujiwara, Y. Takahashi, A multiple-valued logic with merged single-electron and MOS transistors, in *Proceedings of the International Electron Devices Meeting* (2001), pp. 7.2.1–7.2.4
- 16. International Symposium on Multiple-Valued Logic. [https://ieeexplore.ieee.org/xpl/conho](https://ieeexplore.ieee.org/xpl/conhome.jsp?punumber=1000485) [me.jsp?punumber=1000485](https://ieeexplore.ieee.org/xpl/conhome.jsp?punumber=1000485)
- 17. ITRS, Albany, NY, USA, 2013, <http://www.itrs2.net>
- 18. S. Karmakar, A. Chandy, F.C. Jain, Design of ternary logic combinational circuits based on quantum dot gate FETs. IEEE Trans. Very Large Scale Integr. Syst. **21**, 793–806 (2013)
- 19. K. Kuhn, C. Kenyon, A. Kornfeld, M. Liu, A. Maheshwari, W. Shih, S. Sivakumar, G. Taylor, P. Vandervoorn, K. Zawadzki, Managing process variation in Intel's 45 nm CMOS technology. Intel Technol. J. **12**, 93–109 (2008)
- 20. K.F. Lee, Y. Li, T.Y. Li, Z.C. Su, C.H. Hwang, Device and circuit level suppression techniques for random-dopant-induced static noise margin fuctuation in 16-nm-gate SRAM cell. Microelectron. Reliab. **50**, 547–651 (2010)
- 21. G. Li, P. Wang, Y. Kang, Y. Zhang, A low standby-power fast carbon nanotube ternary SRAM cell with improved stability. J. Semicond. **39**, 1–7 (2018)
- 22. J. Liang, L. Chen, J. Han, F. Lombardi, Design and evaluation of multiple valued logic gates using pseudo N-type carbon nanotube FETs. IEEE Trans. Nanotechnol. **13**, 695–708 (2014)
- 23. S. Lin, Y. Kim, F. Lombardi, CNTFET-based design of ternary logic gates and arithmetic circuits. IEEE Trans. Nanotechnol. **10**, 217–225 (2011)
- 24. S. Lin, Y.-B. Kim, F. Lombardi, Design of a ternary memory cell using CNTFETs. IEEE Trans. Nanotechnol. **11**, 1019–1025 (2012)
- 25. M. Maleknejad, R. Faghih Mirzaee, K. Navi, O. Hashemipour, Multi-V_t ternary circuits by carbon nanotube feld efect transistor technology for low-voltage and low-power applications. J. Comput. Theor. Nanosci. **11**, 110–118 (2014)
- 26. R. Mariani, F. Pessolano, R. Saletti, A new CMOS ternary logic design for low-power low-voltage circuits, in *Proceedings of the 7th International Workshop on Power, Timing, Modeling, Optimization, and Simulation* (1997), pp. 173–185
- 27. R. Marani, A.G. Perri, The next generation of FETs: CNTFETs. Int. J. Adv. Eng. Technol. **8**, 854– 866 (2015)
- 28. M.H. Moaiyeri, A. Doostaregan, K. Navi, Design of energy-efficient and robust ternary circuits for nanotechnology. IET Circuits Devices Syst. **5**, 285–296 (2011)
- 29. M.H. Moaiyeri, K. Navi, O. Hashemipour, Design and evaluation of CNFET-based quaternary circuits. Circuits Syst Signal Process. **31**, 1631–1652 (2012)
- 30. M.H. Moaiyeri, H. Akbari, M. Moghaddam, An ultra-low-power and robust ternary static random access memory cell based on carbon nanotube FETs. J. Nanoelectron. Optoelectron. **13**, 617–627 (2018)
- 31. H. Nan, K. Choi, Novel ternary logic design based on CNFET, in *International SoC Design Conferenece* (2010), pp. 115–118
- 32. M. Rana, R. Canal, E. Amat, A. Rubio, Statistical analysis and comparison of 2T and 3T1D e-DRAM minimum energy operation. IEEE Trans. Device Mater. Reliab. **17**, 172–182 (2017)
- 33. A. Raychowdhury, K. Roy, Carbon-nanotube-based voltage-mode multiple-valued logic design. IEEE Trans. Nanotechnol. **4**, 168–179 (2005)
- 34. H. Samadi, A. Shahhoseini, F. Aghaei-liavali, A new method on designing and simulating CNT-FET_based ternary gates and arithmetic circuits. Microelectron. J. **63**, 41–48 (2017)
- 35. H. Shahidipour, A. Ahmadi, K. Maharatna, Efect of variability in SWCNT-based logic gates, in *Proceedings of the International Symposium Integrated Circuits* (2009), pp. 252–255
- 36. F. Sharif, M.H. Moaiyeri, K. Navi, N. Bagherzadeh, Quaternary full adder cells based on carbon nanotube FETs. J. Comput. Electron. **14**, 762–772 (2015)
- 37. F. Sharifi, M.H. Moaiyeri, K. Navi, N. Bagherzadeh, Robust and energy-efficient carbon nanotube FET-based MVL gates. Microelectron. J. **46**, 1333–1342 (2015)
- 38. S. Shin, E. Jang, J.W. Jeong, K.R. Kim, CMOS-compatible ternary device platform for physical synthesis of multi-valued logic circuits, in *47th International Symposium Multiple-Valued Logic* (2017), pp. 284–289
- 39. S. Shreya, S. Sourav, Design, analysis and comparison between CNTFET based ternary SRAM cell and PCRAM cell, in *International Conference on Communication, Control and Intelligent Systems* (2015), pp. 347–351
- 40. E. Sipos, R. Groza, L.N. Ivanciu, Power consumption and noise margin comparison between simple ternary inverter and binary inverter. Acta Tech. Napoc. Electron. Telecommun. **58**, 13–16 (2017)
- 41. Stanford CNFET Model, <https://nano.stanford.edu/stanford-cnfet-model>
- 42. S. Tabrizchi, F. Sharif, A.-H. Badawy, Z.M. Saifullah, Enabling energy-efcient ternary logic gates using CNFETs, in *IEEE 17th International Conference on Nanotechnology* (2017), pp. 542–547
- 43. K. You, K. Nepal, Design of a ternary static memory cell using carbon nanotube-based transistors. IET Micro Nano Lett. **6**, 381–385 (2011)

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.