

# **A Unified Delay, Power and Crosstalk Model for Current Mode Signaling Multiwall Carbon Nanotube Interconnects**

**Yash Agrawal[1](http://orcid.org/0000-0001-9736-9581) · Mekala Girish Kumar<sup>2</sup> · Rajeevan Chandel<sup>2</sup>**

Received: 12 December 2015 / Revised: 7 July 2017 / Accepted: 9 July 2017 / Published online: 24 July 2017 © Springer Science+Business Media, LLC 2017

**Abstract** Multiwall carbon nanotube (MWCNT) has been investigated as a potential interconnect material for future advanced technology nodes. The present paper analyzes performance of MWCNT interconnects using current mode signaling (CMS) scheme. The novelty of the present work can be stated as: Firstly, a unified model is proposed for both copper and MWCNT interconnects using finite-difference time-domain (FDTD) technique. Secondly, this model is applicable for both the conventional voltage mode signaling and more versatile CMS schemes. Furthermore, the presented FDTD-based model is valid for single as well as *M*-line coupled interconnects in integrated circuits. The model also incorporates CMOS gate as driver for MWCNT interconnect. Thirdly, power model using FDTD technique is investigated for the first time. Accurate formulation and computation of power dissipation in CMS MWCNT interconnects are presented in the paper. Propagation delay, power dissipation and power\_delay\_product (PDP) are the performance metrics considered for single-line CMS MWCNT interconnect. Crosstalk is analyzed for 2-Line and 5-Line coupled interconnects. It is investigated that CMS scheme leads to about 4 times lesser propagation delay and 2.5 times reduced PDP inMWCNT interconnect than the conventional copper interconnect for interconnect length of  $4500 \mu$ m. The technology node consid-

 $\boxtimes$  Yash Agrawal mr.yashagrawal@gmail.com

> Mekala Girish Kumar giri.frds@gmail.com

Rajeevan Chandel rchandel@nith.ac.in

<sup>1</sup> VLSI & Embedded Systems Research Group, Dhirubhai Ambani Institute of Information and Communication Technology, Gandhinagar, Gujarat 382 007, India

<sup>2</sup> Department of Electronics and Communication Engineering, National Institute of Technology Hamirpur, Hamirpur, Himachal Pradesh 177 005, India



ered is 32 nm. The response of the system is accurately computed using the proposed FDTD-based model. The maximum percentage error between results obtained by the proposed analytical model and SPICE simulation model is <3% for the various test cases.

**Keywords** Complementary metal-oxide semiconductor · Current mode signaling · Finite-difference time-domain (FDTD) · Multiwall carbon nanotube (MWCNT) · On-chip interconnect

# **1 Introduction**

The tetravalent and member of group XIV of the periodic table, carbon, forms various allotropes. The most common allotropes of carbon are diamond (in which carbon atoms are  $sp<sup>3</sup>$  bonded with each other and arranged in tetrahedral lattice structure), graphite (where arrangement of  $sp^2$  bonded carbon atoms are arranged as sheets of hexagonal lattice), graphene (which is a monolayer of graphite and consists of a single hexagonal layer of  $sp^2$  bonded carbon atoms) and fullerene (where carbon atoms are  $sp^2$  bonded with each other and are arranged in spherical or ellipsoidal shape) [\[20](#page-22-0)[,31](#page-22-1)]. Graphenebased carbon nanotube (CNT) and graphene nanoribbon (GNR) are other few nanomaterials that have recently gained much attention in microelectronics/nanoelectronics applications [\[5](#page-22-2)]. This is due to their high current carrying capability, remarkable physical strength, high mean free path and long ballistic transport length, high thermal conductivity and high mechanical and thermal stability [\[3](#page-21-0),[16,](#page-22-3)[26](#page-22-4)[,27](#page-22-5)[,36](#page-23-0),[38\]](#page-23-1).

CNTs comprise of graphene sheets that are rolled-up as hollow cylindrical tube. Depending on the rolled-up direction (chirality) of graphene sheets, CNTs exhibit different structures and properties. The chirality in CNTs is defined by circumferential vector  $\vec{C} \cdot \vec{C}$  is expressed as  $\vec{C} = p \cdot \hat{a_1} + q \cdot \hat{a_2}$ , where  $\hat{a_1}$  and  $\hat{a_2}$  are lattice vectors, and *p* and *q* are chiral indices  $[20]$ . Based on chiral indices  $(p, q)$  values, CNTs manifest different structures as chiral or achiral. For chiral CNT structures, the chiral indices are not equal ( $p \neq q$ ). The chiral CNTs are mostly semiconductive in nature. On the other hand, achiral CNTs are categorized as armchair  $(p = q)$  and zigzag  $(p = 0 \text{ or } q = 0)$  [\[22](#page-22-6)]. Armchair CNTs are always metallic in nature, whereas zigzag CNTs can be either metallic or semiconductive in nature depending on the chiral indices [\[38\]](#page-23-1). For interconnect applications, metallic CNTs are useful. CNTs can be also broadly classified as single-wall carbon nanotube (SWCNT) and multiwall carbon nanotube (MWCNT). SWCNT has only one shell with diameter ranging from 0.4 to 4 nm. MWCNT has several concentric shells, and diameter of the shells varies from several nanometers to tens of nanometers [\[23\]](#page-22-7). The large diameter of MWCNTs results in long electron mean free path and large number of conducting channels. As against to SWCNT, MWCNT is always metallic in nature because of large diameter of shells and their contribution in conduction even if these are of semiconductive chirality [\[36](#page-23-0)]. MWCNTs and SWCNTs (metallic nature) have similar current carrying capability. However, MWCNTs are easier to fabricate due to better control over growth process [\[22\]](#page-22-6). In [\[11](#page-22-8)[,22](#page-22-6),[23,](#page-22-7)[25](#page-22-9)[,31](#page-22-1)], it is reported that performance of MWCNT at global interconnect levels is better as compared to copper and SWCNT interconnects. MWCNT interconnect is hence one of the promising and potential candidate for future on-chip VLSI interconnections in integrated circuit designs.

Several researches have been performed on MWCNT interconnects [\[11](#page-22-8)[,19](#page-22-10)[,20](#page-22-0),[22,](#page-22-6) [23,](#page-22-7)[25](#page-22-9)[,31](#page-22-1)[,36](#page-23-0)]. Naeemi et al. [\[25\]](#page-22-9) have given physics-based circuit models for MWCNT interconnects in. In [\[11](#page-22-8)[,22](#page-22-6)], performance comparison has been shown in between MWCNT, SWCNT and copper interconnects using simulation-based model. However, no mathematical formulation has been presented for the performance analyses of these structures. In [\[31\]](#page-22-1), performance of CNT interconnect has been evaluated using *RC*-based model. However, the accuracy of this model has been limited as at high frequencies inductance becomes significant and interconnects need to be modeled as transmission line model. For accurate analysis of driver-interconnect-load (DIL) system, interconnect driver has to be modeled carefully. In [\[19](#page-22-10),[23](#page-22-7)], crosstalk modeling of MWCNT interconnect has been performed using finite-difference time-domain (FDTD) method. In these methods, nonlinear CMOS gate driver has been approximated by linear resistive and capacitive elements. This approximation, however, leads to less accurate results as CMOS gate operates partially in linear and saturation regions during signal transition periods, and therefore, CMOS gate cannot be approximated by single lumped elements for different regions of operation of MOS transistors in a CMOS gate. Similarly, in [\[22](#page-22-6)[,31](#page-22-1),[36\]](#page-23-0) resistive driver model has been used. Moreover, analytical formulation for power computation has not been presented in any of these research papers.

Until now, majority of the research work in carbon nanomaterial based interconnects has been implemented and analyzed using voltage mode signaling (VMS) scheme. The voltage swing in VMS scheme is full rail-to-rail. On the contrary, voltage swing over interconnects is smaller in current mode signaling (CMS) [\[2\]](#page-21-1). The advantage of CMS scheme is smaller latency and higher bandwidth [\[7,](#page-22-11)[37](#page-23-2)[,40](#page-23-3)]. Low voltage swing in CMS scheme is achieved by providing small load impedance termination. This is effective realized by incorporating specialized current mode receiver circuits  $[2,12,40]$  $[2,12,40]$  $[2,12,40]$  $[2,12,40]$  $[2,12,40]$ . CMS scheme has been explored for copper interconnects  $[1,2,4,12,37,40]$  $[1,2,4,12,37,40]$  $[1,2,4,12,37,40]$  $[1,2,4,12,37,40]$  $[1,2,4,12,37,40]$  $[1,2,4,12,37,40]$  $[1,2,4,12,37,40]$  $[1,2,4,12,37,40]$ . However, no significant work has been reported in literature for carbon nanomaterialbased interconnects. Hence, analysis of MWCNT interconnects using CMS scheme has become significant and considered in the present research work.

The present work gives a unified model for copper and MWCNT interconnects. This model is applicable for both VMS and CMS schemes as well. The paper comprises of five sections. The current section briefly reviews work related to MWCNT interconnects. In Sect. [2,](#page-2-0) a unified DIL model for copper and MWCNT interconnects using VMS and CMS schemes is proposed. Analytical model using FDTD technique is formulated in Sect. [3.](#page-4-0) Performance analyses of copper and MWCNT interconnects for VMS and CMS schemes are presented in Sect. [4.](#page-11-0) Finally, conclusion is drawn in Sect. [5.](#page-16-0)

# <span id="page-2-0"></span>**2 Unified DIL Model for Copper and MWCNT Interconnects**

A unified DIL model for copper and MWCNT interconnects using VMS and CMS schemes is presented in Fig. [1.](#page-3-0) The driver is implemented using CMOS gate. In [\[22](#page-22-6)], MWCNT interconnect is modeled by multiconductor circuit (MCC). Using this model,



<span id="page-3-0"></span>**Fig. 1** Unified driver-interconnect-load (DIL) model for copper and MWCNT interconnects using VMS and CMS schemes

MWCNT interconnect with *N* number of shells leads to computationally expensive 2*N* system dimensional differential equations solution [\[19](#page-22-10)]. This is mitigated by using simplified equivalent single conductor (ESC) model [\[33](#page-23-4)] and is considered for the present analysis. In the figure, parameter  $\alpha$  determines the interconnect materials. It is '0' for copper and '1' for MWCNT. The load impedance termination in VMS is high and often implemented using CMOS gate. It is equivalently modeled by load capacitance  $(C_L)$  [\[19,](#page-22-10)[22](#page-22-6)[,23](#page-22-7)[,31](#page-22-1),[36\]](#page-23-0). In CMS scheme, impedance termination to interconnect is smaller and current mode receiver is equivalently modeled by load resistance (*R*L) and  $C_{\text{L}}$  [\[1](#page-21-2)[,4](#page-22-13),[37\]](#page-23-2). Parameter  $\beta$  defines the signaling schemes in the proposed DIL model. It is '0' for VMS and '1' for CMS scheme.

The schematic of MWCNT interconnect with *N* number of shells is illustrated in Fig. [2.](#page-4-1)  $d_1$  and  $d_N$  are diameters of the innermost and outermost shells of MWCNT interconnect.  $\delta$  is the Van der Waal's gap (0.34 nm) and represents distance between two neighboring concentric shells [\[20](#page-22-0)].

The number of shells  $(N_{shell})$  in MWCNT is given as  $[19]$ 

$$
N_{\text{shell}} = 1 + \text{Integer}\left(\frac{d_N - d_1}{2\delta}\right) \tag{1}
$$

The number of conduction channels  $(N_{ch})$  in MWCNT is obtained as  $[25]$ 

$$
N_{\rm ch}^i \approx \begin{pmatrix} k_1 T d_i + k_2; & d_i > d_{\rm T}/T \\ 2/3; & d_i < d_{\rm T}/T \end{pmatrix} \tag{2}
$$

where *i* represents the shell number and varies from 1 to  $N$ .  $d_i$  is the diameter of *i*th shell in MWCNT.  $d<sub>T</sub>$  is the function of gap between sub-bands and thermal energy of electrons and is equal to 1300 nm K at room temperature. *T* denotes temperature. *k*<sub>1</sub> and *k*<sub>2</sub> are curve fitted parameters and equal to  $3.87 \times 10^{-4}$  nm<sup>-1</sup> K<sup>-1</sup> and 0.2, respectively [\[25](#page-22-9)].



<span id="page-4-1"></span>**Fig. 2** Schematic of MWCNT with *N* shells above ground plane

The MWCNT interconnect represented by ESC model is presented in Fig. [1.](#page-3-0) It comprises of various interconnect parasitic elements which are formulated in "Appendix 1." The copper interconnects parasitics are obtained using the formulations presented in "Appendix 2."

### <span id="page-4-0"></span>**3 Analytical Model Formulation Using FDTD Technique**

A unified model for *M*-Line coupled copper and MWCNT interconnects is shown in Fig. [3.](#page-5-0) *N*\_0, *N*\_1,…, *N*\_*N* $z$  + 2 represent node points in Fig. 3. The input voltage  $[V_{in}]$ , NMOS  $[I_n]$  and PMOS  $[I_p]$  drain currents are defined as

$$
[V_{\text{in}}] = \begin{bmatrix} V_{\text{in}}(1) \\ V_{\text{in}}(2) \\ \vdots \\ V_{\text{in}}(M) \end{bmatrix}, \quad [I_n] = \begin{bmatrix} I_n(1) \\ I_n(2) \\ \vdots \\ I_n(M) \end{bmatrix}, \quad [I_p] = \begin{bmatrix} I_p(1) \\ I_p(2) \\ \vdots \\ I_p(M) \end{bmatrix}
$$
(3)

The drain diffusion capacitance  $[C_d]$ , gate-drain coupling capacitance  $[C_m]$ , load capacitance  $[C_L]$ , load resistance  $[R_L]$  and lumped resistance  $[R'_{\text{lump}}]$  are M x M diagonal matrices and expressed as

$$
[C_{m}] = \text{diag}\left[C_{m}^{1}, C_{m}^{2}, \dots, C_{m}^{M}\right],
$$
  
\n
$$
[C_{d}] = \text{diag}\left[C_{d}^{1}, C_{d}^{2}, \dots, C_{d}^{M}\right],
$$
  
\n
$$
[C_{L}] = \text{diag}\left[C_{L}^{1}, C_{L}^{2}, \dots, C_{L}^{M}\right],
$$
  
\n
$$
[R_{L}] = \text{diag}\left[R_{L}^{1}, R_{L}^{2}, \dots, R_{L}^{M}\right],
$$
  
\n
$$
\left[R'_{\text{lump}}\right] = \text{diag}\left[R'_{\text{lump}}, R'^{2}_{\text{lump}}, \dots, R'^{M}_{\text{lump}}\right]
$$
  
\n(4)

The interconnects are driven by CMOS gates. The voltage, current and distributed interconnect elements of the ESC model can be modeled using Telegraph's equations. This is presented in "Appendix 3."



<span id="page-5-0"></span>**Fig. 3** Unified model for *M*-Line coupled CMOS gate-driven copper and MWCNT interconnects

# **3.1 DIL Modeling Using FDTD Technique**

The analytical model formulation using FDTD technique is carried out in the following subsections:

# *3.1.1 Formulation of Recursive Equations for Computation of Currents and Voltages Along the Length of Interconnect*

The differential Telegraph's expressions as represented by  $(60)$  and  $(61)$  in "Appendix 3" are discretized into difference expressions. The discretization is performed in spatial and temporal domains. This is illustrated in Fig. [4.](#page-6-0) The discretized voltage and current variables are evaluated alternatively and are separated by  $\Delta t/2$  and  $\Delta z/2$  in time and position, respectively.  $\Delta t$  and  $\Delta z$  are infinitesimal small time step and distance in temporal and spatial domains, respectively. These are governed by Courant condition [\[39](#page-23-5)] and defined as:

$$
\Delta t \le \Delta z / v \tag{5}
$$

where  $v$  is phase velocity.



<span id="page-6-0"></span>**Fig. 4** Voltage and current discretization in spatial, nodal and temporal domains

The discretized voltage and current at any instant of time and position in Fig. [4](#page-6-0) are defined as

$$
\begin{bmatrix} V_k^n \end{bmatrix} \equiv [V] \quad (k \Delta z, n \Delta t) \tag{6}
$$

$$
\[I_k^{n+1/2}\] \equiv [I] \quad ((k+1/2) \Delta z, (n+1/2) \Delta t) \tag{7}
$$

where *k* and *n* are positive integer values.

The Telegraph's first differential equation represented by Eq. [\(60\)](#page-21-3) in "Appendix 3" is discretized as

<span id="page-6-1"></span>
$$
\left[\frac{\left[V_{k+1}^{n+1}\right] - \left[V_k^{n+1}\right]}{\Delta z} + [L]\left(\frac{\left[I_k^{n+3/2}\right] - \left[I_k^{n+1/2}\right]}{\Delta t}\right) + [R]\left(\frac{\left[I_k^{n+3/2}\right] + \left[I_k^{n+1/2}\right]}{2}\right)\right] = 0\tag{8}
$$

**B** Birkhäuser

Simplifying [\(8\)](#page-6-1) gives:

<span id="page-7-1"></span>
$$
\[I_k^{n+3/2}\] = [B][D]\left[I_k^{n+1/2}\right] + [B]\left(\left[V_k^{n+1}\right] - \left[V_{k+1}^{n+1}\right]\right) \tag{9}
$$

where  $[B] = \left(\frac{\Delta z}{\Delta t}[L] + \frac{\Delta z}{2}[R]\right)^{-1}, [D] = \left(\frac{\Delta z}{\Delta t}[L] - \frac{\Delta z}{2}[R]\right), k = 1, 2, 3, ..., Nz.$ 

Similarly, discretizing second Telegraph's equation [Eq. [\(61\)](#page-21-3) in "Appendix 3"] results in

<span id="page-7-0"></span>
$$
\frac{\left[I_k^{n+1/2}\right] - \left[I_{k-1}^{n+1/2}\right]}{\Delta z} + [C] \frac{\left[V_k^{n+1}\right] - \left[V_k^n\right]}{\Delta t} = 0 \tag{10}
$$

Equation [\(10\)](#page-7-0) is further solved as

<span id="page-7-2"></span>
$$
\begin{bmatrix} V_k^{n+1} \end{bmatrix} = \begin{bmatrix} V_k^n \end{bmatrix} + [A] \left( \begin{bmatrix} I_{k-1}^{n+1/2} \end{bmatrix} - \begin{bmatrix} I_k^{n+1/2} \end{bmatrix} \right) \tag{11}
$$

where  $[A] = \left(\frac{\Delta t}{\Delta z} \cdot \frac{1}{[C]}\right), k = 2, 3, 4, ..., Nz.$ 

Equations  $(9)$  and  $(11)$  are the recursive expressions to evaluate current and voltage along interconnects. The node voltages and branch currents along interconnect depend on the near-end and far-end boundary conditions. These are formulated in the following subsections.

#### *3.1.2 Formulation of Near-End Boundary Condition*

The near-end boundary condition is defined by  $[V_0]$ ,  $[V_1]$  and  $[I_0]$  at nodes N  $\Omega$  and *N* 1. Using KCL,  $[I_0]$  is obtained as

<span id="page-7-3"></span>
$$
\begin{bmatrix} I_0^{n+1} \end{bmatrix} = \begin{bmatrix} I_p^{n+1} \end{bmatrix} - \begin{bmatrix} I_n^{n+1} \end{bmatrix} + \begin{bmatrix} C_m \end{bmatrix} \left( \frac{\begin{bmatrix} V_{\text{in}}^{n+1} \end{bmatrix} - \begin{bmatrix} V_{\text{in}}^n \end{bmatrix}}{\Delta t} \right) - \begin{bmatrix} C_m + C_d \end{bmatrix} \left( \frac{\begin{bmatrix} V_0^{n+1} \end{bmatrix} - \begin{bmatrix} V_0^n \end{bmatrix}}{\Delta t} \right)
$$
(12)

 $\left[I_n^{n+1}\right]$  and  $\left[I_p^{n+1}\right]$  are characterized by *n*th power law model [\[32](#page-22-14)] The near-end voltage  $[V_0]$  is derived using Ohm's law as

<span id="page-7-4"></span>
$$
\left[V_0^{n+1}\right] = \left[V_1^{n+1}\right] + \alpha \left[R'_{\text{lump}}\right] \cdot \left[I_0^{n+1}\right] \tag{13}
$$

Using  $(12)$  and  $(13)$  gives

<span id="page-8-2"></span>
$$
\begin{bmatrix} I_0^{n+1} \end{bmatrix} = [H]
$$
\n
$$
\begin{pmatrix} \begin{bmatrix} I_p^{n+1} \end{bmatrix} - \begin{bmatrix} I_n^{n+1} \end{bmatrix} + [C_m] \begin{bmatrix} \begin{bmatrix} V_{\text{in}}^{n+1} \end{bmatrix} - [V_{\text{in}}^n] \end{bmatrix} - ([C_m] + [C_d]) \begin{pmatrix} \begin{bmatrix} V_1^{n+1} \end{bmatrix} - [V_1^n] \\ + \alpha \begin{bmatrix} R'_{\text{jump}} \end{bmatrix} ([C_m] + [C_d]) \begin{pmatrix} \begin{bmatrix} I_0^n \end{bmatrix} \end{pmatrix} \end{pmatrix}
$$
\n(14)

where

$$
[H] = \left(U + \frac{\alpha \left[R'_{\text{lump}}\right] \left((C_m] + [C_d]\right)}{\Delta t}\right)^{-1} \tag{15}
$$

*U* is a  $M \times M$  unity matrix.

The voltage at node  $N_{-1}$  (i.e.,  $\left| V_1^{n+1} \right|$ ) is expressed by substituting  $k = 1$  in [\(11\)](#page-7-2) as

<span id="page-8-0"></span>
$$
\left[V_1^{n+1}\right] = \left[V_1^n\right] + 2\left[A\right]\left(\left[I_0^{n+1/2}\right] - \left[I_1^{n+1/2}\right]\right) \tag{16}
$$

Here  $\Delta z$  is replaced by  $\Delta z/2$  in [A] since the current at node N\_0 and N\_1 are separated by  $\Delta z/2$  [\[1](#page-21-2)].

 $\left[I_0^{n+1/2}\right]$  can be defined as

<span id="page-8-1"></span>
$$
\left[I_0^{n+1/2}\right] = \frac{\left[I_0^n\right] + \left[I_0^{n+1}\right]}{2} \tag{17}
$$

Using [\(16\)](#page-8-0) and [\(17\)](#page-8-1),  $\left[ V_1^{n+1} \right]$  is simplified as

<span id="page-8-3"></span>
$$
\left[V_1^{n+1}\right] = \left[V_1^n\right] + 2\left[A\right] \left(\frac{\left[I_0^n\right] + \left[I_0^{n+1}\right]}{2} - \left[I_1^{n+1/2}\right]\right) \tag{18}
$$

Substituting  $(14)$  in  $(18)$ , gives

<span id="page-8-4"></span>
$$
\begin{bmatrix} V_1^{n+1} \end{bmatrix} = \left(\begin{bmatrix} V_1^n \end{bmatrix} - 2\left[E\right] \left[A\right] \left[I_1^{n+1/2}\right] + \left[E\right] \left[A\right] \left[H\right] \left(\begin{bmatrix} I_p^{n+1} \end{bmatrix} - \left[I_n^{n+1}\right] \right) \\ + \left[E\right] \left[A\right] \left[H\right] \left\{ \left[C_m\right] \left(\frac{\begin{bmatrix} V_1^{n+1} \end{bmatrix} - \begin{bmatrix} V_m^n \end{bmatrix}}{\Delta t}\right) + \left(\frac{U}{\left[H\right]} + \frac{\alpha \left[R'_{\text{lump}}\right] \left(\left[C_m\right) + \left[C_d\right]\right)}{\Delta t}\right) \left[I_0^n\right] \right\}\right) \right\} \tag{19}
$$

**B** Birkhäuser

where

$$
[E] = \left(U + \frac{[A][H]([C_m] + [C_d])}{\Delta t}\right)^{-1}
$$
\n(20)

Equations [\(13\)](#page-7-4), [\(14\)](#page-8-2) and [\(19\)](#page-8-4) are used to compute voltage and current variables at near-end boundary condition.

### *3.1.3 Formulation of Far-End Boundary Condition*

The far-end boundary condition is defined by  $[V_{Nz+1}]$ ,  $[V_{Nz+2}]$  and  $[I_{Nz+1}]$  at nodes $N$ *\_N*z+1 and  $N$ *\_N*z+2.

 $\left[I_{Nz+1}^{n+1}\right]$ can be evaluated by applying KCL at node *N*\_*Nz*+2 as

<span id="page-9-1"></span>
$$
\left[I_{Nz+1}^{n+1}\right] = \left[C_{L}\right] \left(\frac{\left[V_{Nz+2}^{n+1}\right] - \left[V_{Nz+2}^{n}\right]}{\Delta t}\right) + \frac{\beta \left[V_{Nz+2}^{n+1}\right]}{\left[R_{L}\right]}
$$
(21)

Using Ohm's law, far-end voltage  $\left[ V_{Nz+2}^{n+1} \right]$ is computed as

<span id="page-9-0"></span>
$$
\begin{bmatrix} V_{Nz+2}^{n+1} \end{bmatrix} = \begin{bmatrix} V_{Nz+1}^{n+1} \end{bmatrix} - \alpha \begin{bmatrix} R'_{\text{lump}} \end{bmatrix} \cdot \begin{bmatrix} I_{Nz+1}^{n+1} \end{bmatrix}
$$
 (22)

Substituting [\(22\)](#page-9-0) in [\(21\)](#page-9-1) gives

<span id="page-9-2"></span>
$$
\begin{bmatrix} I_{Nz+1}^{n+1} \end{bmatrix} = [J]
$$
\n
$$
\left( \left( \frac{\alpha \left[ R'_{\text{lump}} \right] [C_{\text{L}}]}{\Delta t} \right) [I_{Nz+1}^{n}] + \left( \frac{[C_{\text{L}}]}{\Delta t} + \frac{\beta}{[R_{\text{L}}]} \right) \left[ V_{Nz+1}^{n+1} \right] - \left( \frac{[C_{\text{L}}]}{\Delta t} \right) [V_{Nz+1}^{n}] \right)
$$
\n(23)

where

$$
[J] = \left( U + \frac{\alpha \left[ R'_{\text{lump}} \right] [C_{\text{L}}]}{\Delta t} + \frac{\alpha \beta \left[ R'_{\text{lump}} \right]}{[R_{\text{L}}]} \right)^{-1} \tag{24}
$$

The voltage at node  $N_N z + 1$  (i.e.,  $\left[ V_{Nz+1}^{n+1} \right]$ ) is computed from recursive voltage expression (11) by substituting  $k = Nz + 1$ . Here also  $\Delta z$  is replaced by  $\Delta z/2$  in [A].

<span id="page-9-3"></span>
$$
\begin{bmatrix} V_{Nz+1}^{n+1} \end{bmatrix} = \begin{bmatrix} V_{Nz+1}^{n} \end{bmatrix} + 2\begin{bmatrix} A \end{bmatrix} \left( \begin{bmatrix} I_{Nz}^{n+1/2} \end{bmatrix} - \begin{bmatrix} I_{Nz+1}^{n+1/2} \end{bmatrix} \right) \tag{25}
$$

**B** Birkhäuser

where

<span id="page-10-0"></span>
$$
\left[I_{Nz+1}^{n+1/2}\right] = \frac{\left[I_{Nz+1}^{n}\right] + \left[I_{Nz+1}^{n+1}\right]}{2} \tag{26}
$$

Using  $(23)$  and  $(26)$  in  $(25)$  gives

<span id="page-10-1"></span>
$$
\begin{bmatrix} V_{Nz+1}^{n+1} \end{bmatrix} = \left( [F] [G] [V_{Nz+1}^{n}] + 2 [F] [A] [I_{Nz}^{n+1/2}] \right)
$$

$$
- [F] [A] \left( U + \frac{\alpha [J] [R'_{\text{lump}}] [C_{\text{L}}]}{\Delta t} \right) [I_{Nz+1}^{n}] \qquad (27)
$$

where

$$
[F] = \left(U + \frac{[A][J][C_L]}{\Delta t} + \frac{\beta [A][J]}{[R_L]}\right)^{-1}
$$
 (28)

$$
[G] = \left(U + \frac{[A][J][C_L]}{\Delta t}\right) \tag{29}
$$

The far-end boundary variables are solved using [\(22\)](#page-9-0), [\(23\)](#page-9-2) and [\(27\)](#page-10-1).

Equations  $(11)$ ,  $(13)$ ,  $(19)$ ,  $(22)$  and  $(27)$  are used to evaluate voltage at any time instant and position along the interconnect. Similarly,  $(9)$ ,  $(14)$  and  $(23)$  are used to compute current. The voltage and current are evaluated alternatively in temporal and spatial domains. These variables are used for transient analysis and determination of the system performance.

#### **3.2 Power Modeling for Interconnect System**

The power dissipation in DIL model primarily consists of three components, viz. dynamic, static and short-circuit [\[4\]](#page-22-13). The DIL system along with these power dissi-pating components is shown in Fig. [5.](#page-11-1) The dynamic power dissipation  $(P_{dyn})$  occurs because of charging and discharging of node capacitors. The generalized expression for  $P_{\text{dyn}}$  at node *k* is expressed as [\[9](#page-22-15),[18\]](#page-22-16)

$$
P_{\rm dyn} = f C_k V_k^2 \tag{30}
$$

where f is frequency and defined as  $(f = 1/T_p)$  and  $T_p$  is the time period of the signal.  $C_k$  and  $V_k$  represent node capacitance and voltage, respectively. The total average dynamic power dissipation at time instant *n* is formulated as:

$$
P_{\text{dyn}}^{n} = \left[ (C_{m} + C_{\text{d}}) \frac{\left(V_{0}^{n}\right)^{2}}{T_{\text{p}}} + (C_{\text{L}}) \frac{\left(V_{N_{z+2}}^{n}\right)^{2}}{T_{\text{p}}} + \sum_{k=2}^{N_{z+1}} (C_{k}) \frac{\left(V_{k}^{n}\right)^{2}}{T_{\text{p}}} \right] \tag{31}
$$



<span id="page-11-1"></span>**Fig. 5** Power dissipation in DIL system

The static power dissipation  $(P_{stat})$  is due to ohmic loss across interconnect parasitic resistance and load resistance  $R_L$ . The total  $P_{stat}$  at time instant *n* is defined as

<span id="page-11-2"></span>
$$
P_{\text{stat}}^{n} = \frac{\beta (V_{\text{DD}})^{2}}{2\left[R_{\text{L}} + \beta \cdot Nz \cdot R_{\text{dis}} \cdot \Delta z + 2\beta \cdot \alpha \cdot R'_{\text{lump}} + \beta \left(\frac{V_{\text{DD}} - V_{0}^{n}}{I_{p}^{n}}\right)\right]}
$$
(32)

Equation [\(32\)](#page-11-2) is defined for the case when PMOS transistor of CMOS driver gate is in ON state. As *R*<sup>L</sup> approaches infinity, static power dissipation becomes zero.

Also, during transition period, both NMOS and PMOS transistors remain in ON state between the threshold voltages of NMOS and PMOS transistors. As a result, small current flows from *V*<sub>DD</sub> to ground for fraction of transition period duration which results in short-circuit power dissipation  $(P_{sc})$  in the circuit.  $P_{sc}$  can be defined as fraction  $(x)$  of total dynamic power dissipation  $[4,14]$  $[4,14]$ . It is given as

$$
P_{\rm sc}^n = x \cdot P_{\rm dyn}^n \tag{33}
$$

where *x* ranges from 0.1 to 0.2.

### <span id="page-11-0"></span>**4 Results and Discussion**

In this section, performance of copper and MWCNT interconnects using VMS and CMS schemes is analyzed. The metrics used for performance analyses are propagation delay, energy and crosstalk. The analyses are carried out at 32 nm technology node. The interconnect dimensions are computed as per ITRS and CNIA [\[6,](#page-22-18)[15\]](#page-22-19).  $R_{dis}$ ,  $C_{dis}$ ,  $L_{\rm dis}$  and  $R'_{\rm lump}$  for MWCNT interconnect are 0.95 M  $\Omega/{\rm m}$ , 9.41 pF/m, 9.48  $\mu$ H/m and 79.04  $\Omega$ , respectively. The per unit length parameters  $R_{\text{dis}}$ ,  $C_{\text{dis}}$  and  $L_{\text{dis}}$  for copper interconnect are 3.18 M  $\Omega/m$ , 21.8 pF/m and 1.48  $\mu$ H/m, respectively.  $R'_{\text{lump}}$  is zero in case of copper interconnect. The load impedances,  $R_L$  and  $C_L$ , are 1K $\Omega$  and 0.5 fF, respectively, for CMS scheme. *C*<sup>L</sup> is 1 fF for VMS scheme [\[1\]](#page-21-2). *R*<sup>L</sup> in case of VMS

scheme is very high and considered as infinity  $[1,4,12,37]$  $[1,4,12,37]$  $[1,4,12,37]$  $[1,4,12,37]$  $[1,4,12,37]$ . Gate length of transistors is 32 nm. Widths of NMOS and PMOS transistors considered are 1 and 2.5  $\mu$ m, respectively [\[1](#page-21-2)[,18](#page-22-16)]. For formulation using FDTD,  $\Delta z$  for MWCNT and copper are 0.34 and 0.55 mm, respectively.  $\Delta t$  is nearly same for both the interconnects and equals to 3.14 ns. The proposed FDTD-based model is validated using Tanner EDA tool, SPICE simulations [\[35\]](#page-23-6). The BSIM SPICE level 54 model is considered and taken from predictive technology model (PTM) [\[30\]](#page-22-20).

#### **4.1 Analysis of Copper and MWCNT Interconnects Using CMS Scheme**

A comparative analysis is carried out for copper and MWCNT interconnects using CMS scheme and illustrated in Figs. [6](#page-12-0) and [7.](#page-13-0) Propagation delay and power dissipation variation with interconnect lengths are shown in Fig. [6.](#page-12-0) It is observed from the figure that CMS MWCNT interconnect results in lower propagation delay in the circuit while CMS copper interconnect possesses lesser power dissipation. Hence, there is a tradeoff in the performance parameters for CMS copper and MWCNT interconnects. The efficacy between the two has been inferred by analyzing the power\_delay\_product (PDP). PDP represents the energy consumption in the circuit and is an important figure-of-merit in e-circuits. PDP should be low for high performance applications. The PDP for CMS copper and MWCNT interconnects using proposed model based on FDTD, and SPICE is presented in Fig. [7.](#page-13-0) It is seen from the figure that PDP is nearly identical in both the cases for interconnect length of 500  $\mu$ m. However, as the wire length increases, CMS MWCNT interconnect has significantly lesser PDP (nearly 64% lesser) as compared to CMS copper interconnect. Also, from Figs. [6](#page-12-0) and [7,](#page-13-0) it is analyzed that results of the proposed model based on FDTD technique are in close agreement with SPICE results. The maximum error between these is  $<3\%$ .



<span id="page-12-0"></span>**Fig. 6** Propagation delay and power dissipation in copper and MWCNT interconnects using CMS scheme





<span id="page-13-0"></span>**Fig. 7** Power delay product in copper and MWCNT interconnects using CMS scheme



<span id="page-13-1"></span>**Fig. 8** Propagation delay and power dissipation in MWCNT interconnect using VMS and CMS schemes

# **4.2 Analysis of MWCNT Interconnect Using VMS and CMS Schemes**

Propagation delay and power dissipation are analyzed in MWCNT interconnect for both VMS and CMS schemes. Lower latency and thus higher speed are observed in case of CMS scheme [2, 40]. This is evident from Fig. [8.](#page-13-1) It is observed from the figure that at interconnect length of  $4500 \mu m$ , MWCNT interconnect with CMS scheme has about 72% lesser propagation delay as compared to VMS scheme. Owing to smaller impedance termination, voltage swing over interconnects is reduced in CMS scheme. This causes fast charging and discharging of interconnect node capacitances. It is observed from the figure that power dissipation in case of CMS scheme is higher than VMS scheme. Thus, VMS scheme is better for power centric designs. Also, it is seen that the proposed model and SPICE results match closely with each other. The average percentage error between SPICE and analytical models for VMS and CMS schemes is 2.37 and 2.84%, respectively.

# **4.3 Analysis of CMS MWCNT Interconnect Using Resistive Driver and the Proposed CMOS Gate Driver Models**

The driver-interconnect-load model in CMS scheme is shown in Fig. [9a](#page-14-0). The driver models using CMOS gate and resistive element are represented in Fig. [9b](#page-14-0), c, respectively. In resistive driver model, CMOS gate is approximated as resistive  $(R_d)$  and capacitive  $(C_d)$  elements [\[19,](#page-22-10)[22](#page-22-6)[,23](#page-22-7)[,31](#page-22-1)[,36](#page-23-0)]. Resistive driver model has limited accuracy as the nonlinear characteristics of MOS transistors cannot be modeled by lumped resistive and capacitive elements in different operating regions of MOS transistor. The output voltage for CMS MWCNT interconnect using resistive and CMOS gate drivers is shown in Fig. [10.](#page-15-0) The input is a ramp signal with transition period of 5 ps. The input to resistive driver circuit is opposite to that of CMOS driver input since there is no inversion of input signal in the former case. %Error1 in the figure represents percentage error between CMOS gate driver model and SPICE results, while %Error2 gives percentage error between resistive driver model and SPICE results. It is seen from the figure that the resistive driver model leads to significantly less accurate results. This is palpable from the figure, as average error in case of CMOS driver (%Error1) and



<span id="page-14-0"></span>**Fig. 9 a** Driver-interconnect-load model in CMS scheme. Realization of driver using **b** accurate CMOS gate model **c** approximate resistive model





<span id="page-15-0"></span>**Fig. 10** Output voltage in MWCNT interconnect using CMS scheme

resistive driver models (%Error2) are 0.94 and 6.49%, respectively. The lower value of %Error1 shows the higher accuracy and efficacy of CMOS gate driver model used in the present work over resistive driver model.

#### **4.4 Crosstalk Analysis of MWCNT Interconnect Using CMS Scheme**

Coupling between interconnects causes various non-ideal and signal integrity issues such as spurious noise production and enhanced circuit propagation delay. This is termed as crosstalk [\[13,](#page-22-21)[23\]](#page-22-7). Crosstalk can be broadly categorized as functional and dynamic [\[11](#page-22-8),[19\]](#page-22-10). In functional crosstalk, input signal to the victim line is quiet. As a result, victim line experiences undershoot or overshoot noise whenever signal on the aggressor line switches, whereas in dynamic crosstalk, input signals to the aggressor and victim lines switch simultaneously either in-phase or out-of-phase with each other. This causes propagation delay and noise in the circuit  $[1]$  $[1]$ . Table [1](#page-16-1) shows the crosstalk-induced propagation delay in 2-Line coupled MWCNT interconnects using CMS scheme for both in-phase and out-of-phase switching cases. From the table, it is observed that crosstalk-induced delay is lesser for in-phase switching case as compared to out-of-phase switching case. The higher propagation delay in out-of-phase is because of higher Miller capacitance effect [\[1\]](#page-21-2). A comparison is also made in between the proposed model using CMOS driver model, resistive driver model and SPICE. It is analyzed that CMOS driver model estimates propagation delay more accurately to SPICE results. The average percentage error between resistive driver model and SPICE for in-phase and out-of-phase cases is 8.54 and 9.52%, respectively. Furthermore, these error values for CMOS driver model and SPICE are 1.25 and 1.78%, respectively.

The transient responses at the victim line (Line 3) for three different cases in 5- Line coupled MWCNT interconnects using CMS scheme are presented in Fig. [11.](#page-17-0) Figure [11a](#page-17-0), b shows that peak overshoot and peak undershoot obtained by the proposed model are 0.47 and 0.08 V, respectively, at 0.05 ns. Figure [11c](#page-17-0) shows the crosstalk-



Interconnect length $(\mu m)$	2-Line coupled crosstalk-induced propagation delay (ps)					
	In-phase switching			Out-of-phase switching		
	<b>SPICE</b>	Resistive driver model	CMOS driver model (proposed)	<b>SPICE</b>	Resistive driver model	CMOS driver model (proposed)
500	10.26	9.18	10.39	22.48	19.83	23.14
1500	20.70	18.83	20.39	63.77	57.12	64.72
2500	32.08	29.59	32.28	128.48	117.72	130.9
3500	44.19	41.36	43.35	213.32	198.03	216.2
4500	57.36	54.24	56.77	317.88	300.33	322.6
Avg. % error between model and results	<b>SPICE</b>	8.54%	1.25%		9.52%	1.78%

<span id="page-16-1"></span>**Table 1** Crosstalk-induced propagation delay in coupled MWCNT interconnects using CMS scheme

induced delay of 22.34 ps. For all the three cases, it is observed that the CMOS driver model using the proposed model based on FDTD technique and SPICE results are in very close agreement with each other.

In the present work, carbon nanotube is considered as uniform wire. However, in practical configurations, it is likely that carbon nanotube may not line up perfectly and may possess bends or non-uniformities. The non-uniform copper interconnects have been modeled and analyzed using perturbation technique, virtual straight lines and modeling interconnect parasitics as line-dependent parameters in [\[8](#page-22-22),[17,](#page-22-23)[34\]](#page-23-7). These techniques shall be further explored and implemented for carbon nanotubes as future work of the authors.

# <span id="page-16-0"></span>**5 Conclusion**

The paper analyzes performance of CMS MWCNT interconnect using FDTD technique. The proposed FDTD-based model can be used for signal integrity analysis of both copper and MWCNT interconnects as well as VMS and CMS schemes. The driver is modeled by CMOS gate and characterized by *n*th power law model. The interconnects are represented by equivalent ESC model. It is analyzed that using CMS scheme, MWCNT interconnect has an upper edge over the conventional copper interconnects in terms of lower propagation delay and lesser PDP. Also, with reference to traditional VMS scheme, CMS scheme is investigated to be better particularly for high speed applications owing to lesser propagation delay in the circuit. Further, it is validated that CMOS driver model using the proposed model has higher precision than the resistive driver model. The crosstalk is analyzed for 2-Line and 5-Line coupled MWCNT interconnects using CMS scheme. For all the cases considered, FDTD technique-based analytical model and SPICE-based simulation results match closely. The proposed model accurately predicts the system response and can be used for



<span id="page-17-0"></span>**Fig. 11** Transient response at the victim line (Line 3) in 5-Line CMS MWCNT interconnect for three different switching cases. **a** Dynamic crosstalk (out-of-phase switching case). **b** Functional crosstalk. **c** Dynamic crosstalk (in-phase switching case)

signal integrity analyses of *M*-Line uniform coupled interconnects. The non-uniform MWCNT interconnects can be modeled by incorporating specialized modeling techniques and can be further explored. Subsequently, from the present research work, it is inferred that MWCNT interconnects using CMS scheme are better solution to achieve high performance and efficiency in integrated circuits at nanoscale regime.

# **Appendix 1**

The parasitic elements of MWCNT interconnect can be defined as:

The lumped resistance ( $R_{\text{lump}}$ ) comprises of quantum resistance ( $R_{q}$ ) which is due to quantum confinement of carriers along the interconnect dimensions. The contact resistance  $(R_c)$  is due to imperfect contact between the interconnect and substrate.  $R_c$ depends on the fabrication process and varies from 1 to 20 K $\Omega$  [\[10](#page-22-24)].  $R_{\text{lump}}$  is expressed as [\[19\]](#page-22-10)

$$
R_{\text{lump}} = \left[ \sum_{i=1}^{N} \left( \frac{h}{2e^2 \cdot N_{\text{ch}}^i} + R_{\text{c}}^i \right)^{-1} \right]^{-1} \tag{34}
$$

where *h* is Planck's constant and *e* represents charge on electron.

 $R_{\text{lump}}$  is distributed equally along the two ends of the interconnect as  $R'_{\text{lump}}$ . It is presented as

$$
R'_{\text{lump}} = \frac{R_{\text{lump}}}{2} \tag{35}
$$

The distributed resistance  $(R_{dis})$  in the ESC model represents the scattering resistance per unit length (p.u.l.) [\[22](#page-22-6)]. It is primarily due to optical and acoustic phonon scattering. *R*<sub>dis</sub> is predominant when interconnect length is greater than electron mean free path [\[28](#page-22-25)]. It is defined as [\[23\]](#page-22-7)

$$
R_{\rm dis} = \sum_{i=1}^{N} \left( \frac{h}{2e^2 \cdot N_{\rm ch}^i \cdot \lambda_i} \right)
$$
 (36)

where  $\lambda_i$  corresponds to effective electron mean free path of *i*th shell and is obtained as [\[24\]](#page-22-26)

$$
\lambda_i = \frac{10^3 d_i}{(T/T_0) - 2} \tag{37}
$$

where  $T_0$ =100 K

The distributed inductance  $(L_{dis})$  comprises of kinetic inductance p.u.l.  $(L_k)$  and magnetic inductance p.u.l. (*L*m).

The kinetic inductance p.u.l. per channel  $(L_{k/channel})$  is given as [19]

$$
L_{k/channel} = \left(\frac{h}{2e^2v_f}\right)\left(\frac{1}{2}\right)
$$
 (38)

where  $v_f$  is Fermi velocity.

Using  $L_{k/channel}$ , kinetic inductance p.u.l. per shell  $(L_{k/shell})$  is computed.

$$
L_{k/\text{shell}}^i = \left(\frac{L_{k/\text{channel}}}{N_{\text{ch}}^i}\right); \quad 1 \le i \le N \tag{39}
$$

The p.u.l. mutual shell to shell inductance  $(L_{\text{m-shell-shell}})$  is defined as [\[23](#page-22-7)]

$$
L_{\text{m\_shell\_shell}}^{i,i+1} = \frac{\mu}{2\pi} \ln\left(\frac{d_{i+1}}{d_i}\right); \quad 1 \le i \le N - 1 \tag{40}
$$

The equivalent kinetic inductance p.u.l. of *i*th shell  $(L_{\text{equ}}^i)$  is obtained using recursive expression as [\[23\]](#page-22-7)

$$
L_{\text{equ}}^i = \left[ \frac{1}{L_{\text{equ}}^{i-1} + L_{\text{m\_shell}\_}^{i-1,i}} + \frac{1}{L_{\text{k/shell}}^i} \right]^{-1}; \quad 2 \le i \le N \tag{41}
$$

where

$$
L_{\text{equ}}^1 = L_{\text{k/shell}}^1 \tag{42}
$$

The equivalent kinetic inductance p.u.l. of MWCNT interconnects  $(L_k)$  is given by:

$$
L_{\mathbf{k}} = L_{\text{equ}}^{N} \tag{43}
$$

The equivalent magnetic inductance p.u.l. of MWCNT interconnect (*L*m) is computed as [\[24\]](#page-22-26).

$$
L_{\rm m} = \frac{\mu}{2\pi} \cosh^{-1} \left( \frac{d_N + 2h_{\rm g}}{d_N} \right) \tag{44}
$$

where  $d_N$  is the outermost shell diameter of MWCNT and  $h_g$  represents the distance between MWCNT and ground plane.

The equivalent inductance in the ESC model  $(L_{\text{dis}})$  is computed as

$$
L_{\rm dis} = L_{\rm k} + L_{\rm m} \tag{45}
$$

Similarly, distributed capacitance  $(C_{\text{dis}})$  of MWCNT in the ESC model is obtained. It comprises of p.u.l. quantum capacitance  $(C_q)$ , and electrostatic capacitance  $(C_e)$ .  $C_{dis}$ is expressed as

$$
C_{\rm dis} = \frac{C_{\rm q} \cdot C_{\rm e}}{C_{\rm q} + C_{\rm e}}\tag{46}
$$

*C*<sup>e</sup> is obtained as [\[24](#page-22-26)]

$$
C_{\rm e} = \frac{2\pi\,\varepsilon}{\cosh^{-1}\left(\frac{d_N + h_{\rm g}}{d_N}\right)}\tag{47}
$$

 $C_q$  is obtained by solving recursive formulae given below [\[23\]](#page-22-7)

$$
C_{\text{equ}}^i = \left[ \frac{1}{C_{\text{equ}}^{i-1}} + \frac{1}{C_{\text{c\_shell\_shell}}^{i-1,i}} \right]^{-1} + C_{\text{q/shell}}^i; \quad 2 \le i \le N \tag{48}
$$

$$
C_{\text{equ}}^1 = C_{\text{q/shell}}^1 \tag{49}
$$

**B** Birkhäuser

$$
C_{\mathbf{q}} = C_{\text{equ}}^{N} \tag{50}
$$

where  $C_{\text{equ}}^i$  is the equivalent capacitance of *i*th shell.  $C_{\text{q/shell}}$  and  $C_{\text{c\_shell}}$  are p.u.l. quantum capacitance per shell and coupling capacitance between shells of MWNCT interconnect, respectively [\[11](#page-22-8)]. These are defined as [\[19\]](#page-22-10)

$$
C_{\text{q/shell}}^i = 2N_{\text{ch}}^i \left(\frac{2e^2}{hv_{\text{f}}}\right); \quad 1 \le i \le N \tag{51}
$$

$$
C_{\text{c\_shell\_shell}}^{i,i+1} = \frac{2\pi\,\varepsilon}{\ln\,(d_{i+1}/d_i)}; \quad 1 \le i \le N-1 \tag{52}
$$

The p.u.l. mutual inductance  $(M<sub>i</sub>)$  and coupling capacitance  $(C<sub>c</sub>)$  between two parallel MWCNT interconnects are given as [\[11](#page-22-8)[,21](#page-22-27)[,24](#page-22-26),[31\]](#page-22-1)

$$
M_{\rm i} = \frac{\mu}{2\pi} \left[ \ln \left( \frac{l}{h_{\rm c}} + \sqrt{1 + \left( \frac{l}{h_{\rm c}} \right)^2} \right) - \sqrt{1 + \left( \frac{h_{\rm c}}{l} \right)^2} + \frac{h_{\rm c}}{l} \right] \tag{53}
$$

$$
C_{\rm c} = \frac{\pi \,\varepsilon}{\ln\left(\frac{s_p}{d_N} + \sqrt{\left(\frac{s_p}{d_N}\right)^2 + 1}\right)}\tag{54}
$$

where  $l$  is the length of interconnect and  $s_p$  is the separation between two interconnects.  $h_c$  is the center-to-center distance between two interconnects and equals to  $(s_p + d_N)$ .

# **Appendix 2**

The parasitic elements for copper interconnects can be defined as [\[30](#page-22-20),[39\]](#page-23-5):

<span id="page-20-0"></span>
$$
R_{\text{dis}} = \frac{\rho}{w \cdot t} \tag{55}
$$

$$
L_{\text{dis}} = \frac{\mu}{2\pi} \left[ \ln \left( \frac{2l}{w+t} \right) + \frac{1}{2} + \frac{0.22(w+t)}{l} \right] \tag{56}
$$

$$
C_{\text{dis}} = \varepsilon \left[ \frac{\frac{w}{h_{\text{g}}} + 2.22 \left( \frac{s_p}{s_p + 0.7 h_{\text{g}}} \right)^{3.19}}{+1.17 \left( \frac{s_p}{s_p + 1.5 h_{\text{g}}} \right)^{0.76} \cdot \left( \frac{t}{t + 4.53 h_{\text{g}}} \right)^{0.12}} \right]
$$
(57)

$$
M_{\rm i} = \frac{\mu}{2\pi} \left[ \ln \left( \frac{2l}{h_{\rm c}} \right) - 1 + \frac{h_{\rm c}}{l} \right] \tag{58}
$$

$$
C_{\rm c} = \varepsilon \left[ \frac{1.14 \left( \frac{t}{s_p} \right) \left( \frac{h_{\rm g}}{h_{\rm g} + 2.06 s_p} \right)^{0.09} + 0.74 \left( \frac{w}{w + 1.59 s_p} \right)^{1.14}}{+1.16 \left( \frac{w}{w + 1.87 s_p} \right)^{0.16} \cdot \left( \frac{h_{\rm g}}{h_{\rm g} + 0.98 s_p} \right)^{1.18}} \right] \tag{59}
$$

where  $\rho$  is resistivity of copper material. w and t are width and thickness of the copper interconnect. All other parameters for copper interconnects in [\(55\)](#page-20-0)–[\(59\)](#page-20-0) have their

usual meaning as that for MWCNT interconnect. *R* lumpin the ESC model for copper interconnect is zero.

# **Appendix 3**

The Telegraph's equations are given as [\[29](#page-22-28)]:

<span id="page-21-3"></span>
$$
\frac{\partial [V]}{\partial z} + [L] \frac{\partial [I]}{\partial t} + [R][I] = 0 \tag{60}
$$

$$
\frac{\partial [I]}{\partial z} + [C] \frac{\partial [V]}{\partial t} = 0 \tag{61}
$$

where  $[V]$  and  $[I]$  are  $M \times 1$  voltage and current variables along interconnect and are function of position and time.  $[R]$ ,  $[L]$  and  $[C]$  are  $M \times M$  dimensional p.u.l. interconnect parasitics. These are given as

$$
[R] = \text{diag}\left(R_{\text{dis}}^1, R_{\text{dis}}^2, \cdots, R_{\text{dis}}^M\right),
$$
  
\n
$$
[L] = \begin{pmatrix} L_{\text{dis}}^1 & M_1^{1,2} & M_1^{1,3} & \cdots & M_1^{1,M} \\ M_1^{2,1} & L_{\text{dis}}^2 & M_1^{2,3} & \cdots & M_1^{2,M} \\ \vdots & \vdots & \ddots & \vdots & \vdots \\ M_1^{M,1} & M_1^{M,2} & M_1^{M,3} & \cdots & L_{\text{dis}}^M \end{pmatrix}
$$
 and

$$
[C] = \begin{pmatrix} C_{\text{dis}}^1 + \sum_{j=2}^M C_{\text{c}}^{1,j} - C_{\text{c}}^{1,2} & -C_{\text{c}}^{1,3} & \dots & -C_{\text{c}}^{1,M} \\ -C_{\text{c}}^{2,1} & C_{\text{dis}}^2 + \sum_{j=1,3}^M C_{\text{c}}^{2,j} - C_{\text{c}}^{2,3} & \dots & -C_{\text{c}}^{2,M} \\ \vdots & \vdots & \ddots & \vdots & \vdots \\ -C_{\text{c}}^{M,1} & -C_{\text{c}}^{M,2} & -C_{\text{c}}^{M,3} & \dots & C_{\text{dis}}^M + \sum_{j=1}^{M-1} C_{\text{c}}^{M,j} \end{pmatrix} (62)
$$

where  $R_{\text{dis}}$ ,  $L_{\text{dis}}$  and  $C_{\text{dis}}$  are distributed resistance, inductance and capacitance, respectively, of MWCNT/copper interconnect in ESC model.  $M_i$  and  $C_c$  represent p.u.l. mutual inductance and coupling capacitance between two parallel MWCNT/copper interconnects.

### **References**

- <span id="page-21-2"></span>1. Y. Agrawal, R. Chandel, Crosstalk analysis of current-mode signalling-coupled RLC interconnects using FDTD technique. IETE Tech. Rev. **33**(2), 148–159 (2016)
- <span id="page-21-1"></span>2. Y. Agrawal, R. Chandel, R. Dhiman, High performance current mode receiver design for on-chip VLSI interconnects, in *Proceedings of the Springer International Conference on ICA. Series: Advances in Intelligent Systems and Computing, Durgapur*, vol 343, Chapter 54 (2015), pp. 527–536
- <span id="page-21-0"></span>3. P. Avouris, Z. Chen, V. Perebeinos, Carbon-based electronics. Nat. Nanotechnol. **2**(10), 605–613 (2007)
- <span id="page-22-13"></span>4. R. Bashirullah, W. Liu, R.K. Cavin, Current-mode signaling in deep submicrometer global interconnects. IEEE Trans. Very Large Scale Integr. Syst. **11**(3), 406–417 (2003)
- <span id="page-22-2"></span>5. Q. Cao, J.A. Rogers, Ultrathin films of single-walled carbon nano-materials for electronics and sensors: a review of fundamental and applied aspects. Adv. Mater. **21**(1), 29–53 (2009)
- <span id="page-22-18"></span>6. Carbon Nanotube Interconnect Analyzer (CNIA), <https://nanohub.org/resources/cnia>
- <span id="page-22-11"></span>7. R. Chandel, S. Sarkar, R.P. Agarwal, An analysis of interconnect delay minimization by low-voltage repeater insertion. Microelectron. J. **38**(4–5), 649–655 (2007)
- <span id="page-22-22"></span>8. M. Chernobryvko, D. De Zutter, D.V. Ginste, Nonuniform multiconductor transmission line analysis by a two-step perturbation technique. IEEE Trans. Compon. Packag. Manuf. Technol. **4**(1), 1838–1846 (2014)
- <span id="page-22-15"></span>9. M.H. Chowdhury, P. Khaled, J. Gjanci, An innovative power gating technique for leakage and ground bounce control in system-on-a-chip (SOC). Circuits Syst. Signal Process. **30**(1), 89–105 (2011)
- <span id="page-22-24"></span>10. J.P. Cui, W.S. Zhao, W.Y. Yin, J. Hu, Signal transmission analysis of multilayer graphene nano-ribbon (MLGNR) interconnects. IEEE Trans. Electromagn. Compat. **54**(1), 126–132 (2012)
- <span id="page-22-8"></span>11. D. Das, H. Rahaman, Analysis of crosstalk in single- and multiwall carbon nanotube interconnects and its impact on gate oxide reliability. IEEE Trans. Nanotechnol. **10**(6), 1362–1370 (2011)
- <span id="page-22-12"></span>12. M. Dave, M. Jain, M.S. Baghini, D. Sharma, A variation tolerant current mode signaling scheme for on-chip interconnects. IEEE Trans. Very Large Scale Integr. Syst. **21**(2), 342–353 (2013)
- <span id="page-22-21"></span>13. R. Dhiman, R. Chandel, Dynamic crosstalk analysis in coupled interconnects for ultra-low power applications. Circuits Syst. Signal Process. **34**(1), 21–40 (2015)
- <span id="page-22-17"></span>14. M.K. Gowan, L.L. Biro, D.B. Jackson, Power considerations in the design of the Alpha 21264 microprocessor, in *Proceedings IEEE Design Automation Conference, San Francisco* (1998), pp. 726–731
- <span id="page-22-19"></span>15. International Technology Roadmap for Semiconductors (ITRS), <http://public.itrs.net>
- <span id="page-22-3"></span>16. A. Javey, J. Kong, *Carbon Nanotube Electronics* (Springer, Berlin, 2009)
- <span id="page-22-23"></span>17. W. Jin, H. Yoo, Y. Eo, Non-uniform multi-layer IC interconnect transmission line characterization for fast signal transient simulation of high-speed/high-density VLSI circuits. IEICE Trans. Electron. **E82–C**(6), 955–966 (1999)
- <span id="page-22-16"></span>18. S.M. Kang, Y. Leblebici, *CMOS Digital Integrated Circuits* (TMH, New Delhi, 2003)
- <span id="page-22-10"></span>19. V.R. Kumar, B.K. Kaushik, A. Patnaik, Crosstalk noise modeling of multiwall carbon nanotube (MWCNT) interconnects using finite-difference time-domain (FDTD) technique. Microelectron. Rel. **55**(1), 155–163 (2015)
- <span id="page-22-0"></span>20. H. Li, K. Banerjee, Carbon nanomaterials for next-generation interconnects and passives: physics, status, and prospects. IEEE Trans. Electron Devices **56**(9), 1799–1821 (2009)
- <span id="page-22-27"></span>21. H. Li, K. Banerjee, High-frequency analysis of carbon nanotube interconnects and implications for on-chip inductor design. IEEE Trans. Electron Devices **56**(10), 2202–2214 (2009)
- <span id="page-22-6"></span>22. H. Li, W.Y. Yin, K. Banerjee, J.F. Mao, Circuit modeling and performance analysis of multi-walled carbon nanotube interconnects. IEEE Trans. Electron Devices **55**(6), 1328–1337 (2008)
- <span id="page-22-7"></span>23. F. Liang, G. Wang, H. Lin, Modeling of crosstalk effects in multiwall carbon nanotube interconnects. IEEE Trans. Electromag. Compat. **54**(1), 133–139 (2012)
- <span id="page-22-26"></span>24. M.K. Majumder, P.K. Das, B.K. Kaushik, Delay and crosstalk reliability issues in mixed MWCNT bundle interconnects. Microelectron. Rel. **54**(11), 2570–2577 (2014)
- <span id="page-22-9"></span>25. A. Naeemi, J.D. Meindl, Performance modeling for single- and multiwall carbon nanotubes as signal and power interconnects in gigascale systems. IEEE Trans. Electron Devices **55**(10), 2574–2582 (2008)
- <span id="page-22-4"></span>26. S.H. Nasiri, M.K.M. Farshi, R. Faez, Stability analysis in graphene nanoribbon interconnects. IEEE Electron Device Lett. **31**(12), 1458–1460 (2010)
- <span id="page-22-5"></span>27. K.S. Novoselov et al., Electric field effect in atomically thin carbon films. Science **306**(5696), 666–669 (2004)
- <span id="page-22-25"></span>28. J.Y. Park et al., Electron–phonon scattering in metallic single-walled carbon nanotubes. Nano Lett. **4**(3), 517–520 (2004)
- <span id="page-22-28"></span>29. C.R. Paul, Incorporation of terminal constraints in the FDTD analysis of transmission lines. IEEE Trans. Electromag. Compat. **36**(2), 85–91 (1994)
- <span id="page-22-20"></span>30. Predictive Technology Models (PTM), <http://ptm.asu.edu>
- <span id="page-22-1"></span>31. M. Sahoo, P. Ghosal, H. Rahaman, Performance modeling and analysis of carbon nanotube bundles for future VLSI circuit applications. J. Comput. Electron. **13**(3), 673–688 (2014)
- <span id="page-22-14"></span>32. T. Sakurai, A.R. Newton, A simple MOSFET model for circuit analysis. IEEE Trans. Electron Devices **38**(4), 887–894 (1991)
- <span id="page-23-4"></span>33. M.S. Sarto, A. Tamburrano, Single-conductor transmission line model of multiwall carbon nanotubes. IEEE Trans. Nanotechnol. **9**(1), 82–92 (2010)
- <span id="page-23-7"></span>34. M. Tang, J.F. Mao, Transient analysis of lossy nonuniform transmission lines using a time-step integration method. Prog. Electromag. Res. **69**, 257–266 (2007)
- <span id="page-23-6"></span>35. Tanner EDA tools, <http://www.tannereda.com>
- <span id="page-23-0"></span>36. M. Tiang, J. Mao, Modeling and fast simulation of multiwalled carbon nanotube interconnects. IEEE Trans. Electromag. Compat. **57**(2), 232–240 (2015)
- <span id="page-23-2"></span>37. S. Tuuna, E. Nigussie, J. Isoaho, H. Tenhunen, Modeling of energy dissipation in RLC current-mode signaling. IEEE Trans. Very Large Scale Integr. Syst. **20**(6), 1146–1151 (2012)
- <span id="page-23-1"></span>38. B.Q. Wei, R. Vajtai, P.M. Ajayan, Reliability and current carrying capacity of carbon nanotubes. Appl. Phys. Lett. **79**(14), 3128–3131 (2001)
- <span id="page-23-5"></span>39. S.C. Wong, G.Y. Lee, D.J. Ma, Modeling of interconnect capacitance, delay and crosstalk in VLSI. IEEE Trans. Semicond. Manuf. **13**(1), 108–111 (2000)
- <span id="page-23-3"></span>40. F. Yuan, *CMOS Current Mode Circuits for Data Communication* (Springer, Berlin, 2007)