

# Dynamic Crosstalk Analysis in Coupled Interconnects for Ultra-Low Power Applications

Rohit Dhiman · Rajeevan Chandel

Received: 15 October 2013 / Revised: 26 June 2014 / Accepted: 27 June 2014 /  
Published online: 17 July 2014  
© Springer Science+Business Media New York 2014

**Abstract** Ultra-low power circuit design has received a wide attention due to the fast growth and prominence of portable battery-operated devices with stringent power constraint. Though sub-threshold circuit operation shows huge potential toward satisfying the ultra-low power requirement, it holds challenging design issues. Of these, the increased crosstalk and delay have become serious challenges, particularly for sub-threshold interconnects as integration density increases with every scaled technology node. Consequently, in this paper an analytical approach providing closed form expressions for dynamic crosstalk in coupled interconnects under sub-threshold condition has been proposed. The proposed model is based on the sub-threshold current–voltage expression for a metal-oxide semiconductor transistor. The model determines the propagation delay and timings of the aggressor and victim drivers for the conditions when inputs are switching in-phase and out-of-phase. Subsequently, the transient analysis of dynamic crosstalk is carried out. The comparison of analytical results with SPICE shows that the model captures waveform shape, propagation delay, and timing with good accuracy, with less than 5% error in timing estimation.

**Keywords** Sub-threshold · Very large scale integration (VLSI) · Ultra-low power · Interconnects · Complementary metal-oxide semiconductor (CMOS) · Crosstalk

---

R. Dhiman (✉) · R. Chandel  
Department of Electronics and Communication Engineering, National Institute of Technology  
Hamirpur, Hamirpur 177005, Himachal Pradesh, India  
e-mail: rohitdhiman.nitham@gmail.com

R. Chandel  
e-mail: rchandel@nith.ac.in

## 1 Introduction


The semiconductor electronics technology, as predicted by Moore, is toward dense, complex, and faster systems [9, 12]. With decreasing feature size and increasing average length of on-chip interconnections, the interconnect ground capacitance has become comparable to or larger than the input gate capacitance of the driven gate. The interconnect capacitance is therefore crucial in satisfying timing requirements. In deep submicron design, the spacing between interconnects is reduced and the thickness of the conductor is increased in order to reduce the parasitic resistance. The coupling capacitance has therefore increased significantly and has become comparable to the interconnect capacitance. The tightly coupled interconnects result in a higher probability of interaction resulting in unwanted interference which causes crosstalk [1, 7]. The crosstalk due to coupling capacitance has become extremely important in technologies below  $0.18\ \mu\text{m}$ . The coupling capacitance is therefore, an important design parameter in evaluating the signal integrity of interconnects in a CMOS VLSI chip. The coupling capacitance increases the propagation delay and alters the waveform shape of the output voltage signal [11]. Consequently, the effects of the global interconnect impedance parameters particularly on delay is of great concern for the VLSI circuit designers.

Crosstalk in coupled lines can be broadly divided into two categories, viz.: (i) functional crosstalk and (ii) dynamic crosstalk. Under functional crosstalk, overshoots and undershoots are experienced on the victim (quiet) line because of switching activity on the aggressor (active) lines. Under the effect of dynamic crosstalk, noise is experienced when aggressor and victim lines switch simultaneously either in-phase or out-of-phase. Since it is common to encounter dynamic crosstalk in practice, its analysis is as important as that of functional crosstalk noise. This dynamic form of coupling causes a change in the signal propagation delay thus impacts the critical issue of timing. An accurate model for transient analysis of dynamic crosstalk is therefore important.

Low power design has also become one of the main focuses of modern VLSI circuits. The primary driving factor has been ever increasing demand for energy-constrained and battery-operated VLSI applications and biomedical devices. Sub-threshold circuits are shown to be the promising candidate for satisfying ultra-low power requirement of portable systems to ensure longer battery lifetime [8, 14]. Circuits operating in the sub-threshold regime results in ultra-low power dissipation, but significantly increase circuit propagation delay. However, reduction in power consumption outweighs the increase in delay, resulting in low power-delay product (PDP). Having a lower PDP means that sub-threshold circuit consumes lesser energy than its strong inversion counterpart when both operate with same amount of switching activities. Due to its slow performance, sub-threshold circuits are, however, limited to only certain applications where ultra-low power is the primary concern than speed [5]. Some of the applications include devices such as hearing aids, pacemakers, defibrillator, radio frequency identification (RFID), sensor nodes, and battery-operated devices such as cellular phones.

In previous works, the authors have investigated variability and speed as two important design challenges for sub-threshold circuits [3, 10]. However, there is a need to address the global interconnect performance under sub-threshold conditions because

**Fig. 1** CMOS buffer driving an interconnect load and its equivalent representation



global interconnects contribute significantly to both power and speed at the nanoscale. Mathematical models in this direction if developed will be very useful for ultra-low power applications. Alternatively, there are more precise circuit models like BSIM and high level empirical models implemented in SPICE for the evaluation of integrated circuit performance. These models do not provide a closed form expression for the characteristics of the MOS transistor. However, the electrical behavior can be elucidated appropriately with the help of a relatively simpler analytical model than a highly accurate circuit simulation model. Consequently, work presented in this paper focuses on the development of analytical models providing closed form expressions for the waveform analysis and delay estimation of sub-threshold interconnect circuits in simultaneous switching coupled scenario. The accuracy of newly developed analytical expressions is also compared with SPICE. The rest of the paper is organized as follows: In Sect. 2, circuit model of MOS transistor in sub-threshold regime is presented. Analytical models for the dynamic crosstalk are proposed in Sect. 3. Results and their implications are discussed in Sect. 4. Finally, conclusions are drawn in Sect. 5.

## 2 MOS Transistor Model in Sub-threshold

It is an important technique in VLSI to drive interconnects by buffers. Buffers have been realized using CMOS inverters. CMOS buffer and its equivalent symbolic representation are shown in Fig. 1 [6]. The n-channel drain-to-source current ( $I_n$ ) of CMOS buffer in sub-threshold is governed by the expression provided in [4] which is

$$I_n = \mu_n C_{ox} \frac{W_n}{L_n} (\eta_n - 1) U_{th}^2 e^{\left(\frac{V_{in} - V_T}{\eta_n U_{th}}\right)} \left[ 1 - e^{\left(-\frac{V_{ds}}{U_{th}}\right)} \right], \quad (1)$$

where  $\mu_n$  is the electron mobility,  $C_{ox}$  is the gate-oxide capacitance per unit area,  $W_n$  and  $L_n$  are the effective channel width and channel length, respectively,  $U_{th}$  is the thermal voltage,  $V_T$  is the threshold voltage,  $V_{in}$  and  $V_{ds}$  are the input voltage and drain-to-source voltage, respectively, and  $\eta_n$  is the sub-threshold slope factor whose value lies between one and two.

Here, the discussion digresses to identify two new regions in sub-threshold. According to [2], for large  $V_{ds}$ , i.e.,  $V_{ds} \geq 4U_{th}$ , the term  $\exp(-V_{ds}/U_{th})$  can be neglected

in comparison to the unity.  $I_n$  is thus independent of  $V_{ds}$  and the NMOS transistor (MN) is approximated by a constant current source. On the other hand, for small  $V_{ds}$ , i.e.,  $V_{ds} < U_{th}$ ,  $\exp(-V_{ds}U_{th})$  becomes comparable to unity and hence cannot be neglected. Expanding the exponential term and neglecting higher order terms,  $I_n$  becomes proportional to  $V_{ds}$  and MN behaves as a linear resistor. Summarizing, current in two regions can be expressed as

$$\begin{aligned} I_n &= B_n e^{\left(\frac{V_{in}-V_T}{\eta_n U_{th}}\right)} & V_{ds} \geq 4U_{th}: \text{sub-saturation region} \\ &= \gamma_n V_{ds} & V_{ds} < U_{th}: \text{sub-linear region} \end{aligned} \quad (2)$$

In Eq. (2),  $B_n$  and  $\gamma_n$  are given as

$$B_n = \mu_n C_{ox} \frac{W_n}{L_n} (\eta_n - 1) U_{th}^2 \quad (3)$$

$$\gamma_n = \mu_n C_{ox} \frac{W_n}{L_n} (\eta_n - 1) U_{th} \quad (4)$$

$B_n$  is the drain-to-source current when  $V_{in} = V_T$  and  $\gamma_n$  is the output conductance of MN in the sub-linear region.  $B_n$  and  $\gamma_n$  have the units of current and transconductance, respectively.

### 3 Proposed Analytical Model for Dynamic Crosstalk in Coupled Interconnects


The proposed model considers CMOS gates driving two capacitively coupled lines. Sub-threshold model of a MOS transistor is used to analyze a CMOS driver. This is combined with coupled resistive-capacitive model of interconnect to derive analytical closed form expressions. Interconnect is modeled as lumped resistive-capacitive in order to emphasize the nonlinear behavior of the MOS devices. Such a representation of the composite model where two capacitively coupled lines each driven by CMOS inverter (Inv) has been shown in Fig. 2a.

The equivalent circuit for the same is shown in Fig. 2b. In this figure,  $R_1$  ( $R_2$ ) is the parasitic interconnect resistance,  $C_1$  ( $C_2$ ) is the intrinsic capacitance and includes the interconnect ground capacitance and the input gate capacitance of Inv3 (Inv4),  $C_c$  is the coupling capacitance between the wires.

The effects of coupling capacitance on the dynamic response of gate-driven coupled interconnects depend upon the switching activities at the gate inputs of these MOS transistors. The proposed analytical approach considers switching conditions as follows:

Case-I:  $V_{in1}$  is switching from low to high;  $V_{in2}$  switching from low to high. Thus,  $V_{in1}$  (input to Inv1) and  $V_{in2}$  (input to Inv2) are switching in the same direction or in-phase.

Case-II:  $V_{in1}$  is switching from low to high and  $V_{in2}$  switches from high to low. Thus,  $V_{in1}$  and  $V_{in2}$  are switching out-of-phase. On this basis, expressions for the dynamic



**Fig. 2** **a** Circuit model of buffer (inverter)-driven capacitively coupled interconnect lines. **b** Equivalent circuit of two capacitively coupled resistive-capacitive interconnections driven by CMOS buffers

crosstalk have been developed and analyses of in-phase and out-of-phase switching presented.

### 3.1 Case-I: In-Phase Switching


The in-phase switching is an optimistic condition in terms of the effect of the coupling capacitance on the propagation delay of each CMOS inverter. It is assumed that Inv1 and Inv2 inputs transition from low to high. MN1 and MN2 are therefore the active transistors and MP1 and MP2 have been neglected in the foregoing analysis in each CMOS inverter as shown in Fig. 3. Fast ramp input is considered. An assumption of fast ramp input signal permits the condition that MN1 and MN2 operate in sub-saturation even after the completion of input transition.

The input signals driving both CMOS buffers are characterized by

$$V_{in1} = V_{in2} = V_{DD} \frac{t}{\tau_r} \quad 0 \leq t \leq \tau_r. \tag{5}$$

Both the input signals are characterized by rise/fall times which are equal to  $\tau_r$ . The differential equations governing the output voltage of each MOS transistor in Fig. 3 are given by

$$-\frac{dV_1}{dt} = \frac{(C_2 + C_c)}{C_1 C_2 + C_c(C_1 + C_2)} I_{n1} + \frac{C_c}{C_1 C_2 + C_c(C_1 + C_2)} I_{n2} + R_1 \frac{dI_{n1}}{dt} \tag{6}$$



**Fig. 3** Equivalent circuit for the buffer-driven coupled interconnects switching simultaneously in-phase for low-to-high input transitions

$$-\frac{dV_2}{dt} = \frac{(C_1 + C_c)}{C_1 C_2 + C_c(C_1 + C_2)} I_{n_2} + \frac{C_c}{C_1 C_2 + C_c(C_1 + C_2)} I_{n_1} + R_2 \frac{dI_{n_2}}{dt} \quad (7)$$

$I_{n_1}$  and  $I_{n_2}$  being the sub-threshold currents across MN1 and MN2, respectively. For the rising ramp input, MOS transistors operate in different operating regions viz. sub-saturation and sub-linear. In order to obtain the output voltage expressions analytically, four regions of operation have been identified and discussed below.

Region-1 ( $0 \leq t \leq \tau_r$ ): During this time interval, the initial conditions, i.e., at  $t=0$ ,  $V_1$  and  $V_2$  both are equal to  $V_{DD}$ . The output voltages obtained are

$$V_1 = V_{DD} - \beta_{21} \frac{\tau_r \eta_n U_{th}}{V_{DD}} \left[ e^{\frac{V_{DD} \frac{t}{\tau_r} - V_{DD}}{\eta_n U_{th}}} - e^{-\frac{V_{DD}}{\eta_n U_{th}}} \right] - R_1 B_{n_1} \left[ e^{\frac{V_{DD} \frac{t}{\tau_r} - V_{DD}}{\eta_n U_{th}}} - e^{-\frac{V_{DD}}{\eta_n U_{th}}} \right] \quad (8)$$

$$V_2 = V_{DD} - \beta_{22} \frac{\tau_r \eta_n U_{th}}{V_{DD}} \left[ e^{\frac{V_{DD} \frac{t}{\tau_r} - V_{DD}}{\eta_n U_{th}}} - e^{-\frac{V_{DD}}{\eta_n U_{th}}} \right] - R_2 B_{n_2} \left[ e^{\frac{V_{DD} \frac{t}{\tau_r} - V_{DD}}{\eta_n U_{th}}} - e^{-\frac{V_{DD}}{\eta_n U_{th}}} \right]. \quad (9)$$

The various constants in (8) and (9) are defined as

$$\beta_{21} = \frac{(C_2 + C_c) B_{n_1} + C_c B_{n_2}}{C_1 C_2 + C_c(C_1 + C_2)} \quad (10)$$

$$\beta_{22} = \frac{(C_1 + C_c) B_{n_2} + C_c B_{n_1}}{C_1 C_2 + C_c(C_1 + C_2)}. \quad (11)$$

The effect of coupling can be seen in Eqs. (10) and (11). Both  $\beta_{21}$  and  $\beta_{22}$  include the effect of the coupling capacitance in addition to the intrinsic load capacitances.

The coupling capacitance thus affects the propagation delay. This delay uncertainty in the propagation delay can be eliminated if both MN1 and MN2 have the same ratio of output current drives ( $B_{n1}/B_{n2}$ ) to the corresponding intrinsic load capacitances ( $C_1/C_2$ ). Under such situation,  $\beta_{21}$  and  $\beta_{22}$  reduce to  $B_{n1}/C_1$  and  $B_{n2}/C_2$ , respectively, and  $C_c$  gets eliminated from the expressions of  $\beta_{21}$  and  $\beta_{22}$ . Thus, the coupling capacitance has no effect on the output voltage waveforms of  $V_1$  and  $V_2$ . However, this condition is difficult to be realized in practical CMOS VLSI circuits. This is owing to the different geometric sizes of MOS transistors, different interconnect geometric parameters viz. interconnect width, spacing, etc. and different gate-to-source capacitances of the following fan-out logic gates. Therefore, coupling capacitance affects the output voltage and hence timing analysis under such switching environment becomes necessary. At  $t = \tau_r$ , the output voltages obtained are

$$V_1(\tau_r) = V_{DD} - \beta_{21} \frac{\tau_r \eta_n U_{th}}{V_{DD}} \left[ 1 - e^{-\frac{V_{DD}}{\eta_n U_{th}}} \right] - R_1 B_{n1} \left[ 1 - e^{-\frac{V_{DD}}{\eta_n U_{th}}} \right] \quad (12)$$

$$V_2(\tau_r) = V_{DD} - \beta_{22} \frac{\tau_r \eta_n U_{th}}{V_{DD}} \left[ 1 - e^{-\frac{V_{DD}}{\eta_n U_{th}}} \right] - R_2 B_{n2} \left[ 1 - e^{-\frac{V_{DD}}{\eta_n U_{th}}} \right]. \quad (13)$$

Region-2 ( $\tau_r \leq t \leq \zeta_{nsat1}$ ): The device operating conditions are similar to the region-1. The drain-to-source currents of MN1 and MN2 are constant and given by  $I_{n1} = B_{n1}$  and  $I_{n2} = B_{n2}$ . The output voltages in this region are based on the condition at  $t = \tau_r$  and are

$$V_1 = V_1(\tau_r) - \frac{(C_2 + C_c)B_{n1} + C_c B_{n2}}{C_1 C_2 + C_c(C_1 + C_2)}(t - \tau_r) \quad (14)$$

$$V_2 = V_2(\tau_r) - \frac{(C_1 + C_c)B_{n2} + C_c B_{n1}}{C_1 C_2 + C_c(C_1 + C_2)}(t - \tau_r). \quad (15)$$

Region-3 ( $\zeta_{nsat1} \leq t \leq \zeta_{nsat2}$ ): Depending on the geometric size of MOS transistors, it is possible that MN1 leaves the sub-saturation region and enters into sub-linear region while MN2 continues to operate in the sub-saturation. MN1 and MN2 make transition into the sub-linear region of their characteristics at times  $\zeta_{nsat1}$  and  $\zeta_{nsat2}$ , respectively, and are not equal. In this case, the drain-to-source current of MN1 is characterized by

$$I_{n1} = \gamma_{n1} V_1 \quad (16)$$

$\gamma_{n1}$  is the output conductance of MN1 in the sub-linear region. The output voltages obtained in this region are

$$V_1 = -V_a - \left[ V_{1t=\zeta_{nsat1}} + V_a \right] e^{-\alpha_{n1}(t - \zeta_{nsat1})} \quad (17)$$

$$V_2 = V_{2t=\zeta_{nsat1}} - V_b - \frac{B_{n2}}{C_2 + C_c}(t - \zeta_{nsat1}) \quad (18)$$

$$\text{where } V_a = \frac{C_c}{(C_2 + C_c)\gamma_{n1}} B_{n2} \quad (19)$$

$$\alpha_{n1} = \frac{(C_2 + C_c)}{[C_1 C_2 + C_c(C_1 + C_2)](1 + \gamma_{n1} R_1)} \gamma_{n1} \quad (20)$$

$$V_b = \frac{C_c}{(C_2 + C_c)}(1 + \gamma_{n1} R_1) \left[ V_{1t=\zeta_{nsat1}} + V_a \right] (1 - e^{-\alpha_{n1}(t-\zeta_{nsat1})}). \quad (21)$$

Region-4 ( $t > \zeta_{nsat2}$ ): After  $\zeta_{nsat2}$ , MN1 and MN2 operate in the sub-linear region. The differential equations governing the output voltage of each MOS transistor are given by

$$-(C_1 + C_c)(1 + \gamma_{n1} R_1) \frac{dV_1}{dt} + C_c(1 + \gamma_{n2} R_2) \frac{dV_2}{dt} = \gamma_{n1} V_1 \quad (22)$$

$$-(C_2 + C_c)(1 + \gamma_{n2} R_2) \frac{dV_2}{dt} + C_c(1 + \gamma_{n1} R_1) \frac{dV_1}{dt} = \gamma_{n2} V_2. \quad (23)$$

Here  $\gamma_{n2}$  is the output conductance of MN2 in the sub-linear region. The solutions of these coupled differential equations are obtained as

$$V_1 = \frac{1}{2} V_{1t=\zeta_{nsat2}} \left[ e^{\frac{\chi-(a_1+b_1)}{2}(t-\zeta_{nsat2})} \left( 1 + \frac{b_1-a_1}{\chi} \right) + e^{-\frac{\chi+(a_1+b_1)}{2}(t-\zeta_{nsat2})} \left( 1 - \frac{b_1-a_1}{\chi} \right) \right] - \frac{a_2}{\chi} V_{2t=\zeta_{nsat2}} \left[ e^{\frac{\chi-(a_1+b_1)}{2}(t-\zeta_{nsat2})} - e^{-\frac{\chi+(a_1+b_1)}{2}(t-\zeta_{nsat2})} \right] \quad (24)$$

$$V_2 = \frac{1}{2} V_{2t=\zeta_{nsat2}} \left[ e^{\frac{\chi-(a_1+b_1)}{2}(t-\zeta_{nsat2})} \left( 1 + \frac{a_1-b_1}{\chi} \right) + e^{-\frac{\chi+(a_1+b_1)}{2}(t-\zeta_{nsat2})} \left( 1 - \frac{a_1-b_1}{\chi} \right) \right] - \frac{b_2}{\chi} V_{1t=\zeta_{nsat2}} \left[ e^{\frac{\chi-(a_1+b_1)}{2}(t-\zeta_{nsat2})} - e^{-\frac{\chi+(a_1+b_1)}{2}(t-\zeta_{nsat2})} \right]. \quad (25)$$

The various constants  $a_1$ ,  $a_2$ ,  $b_1$ ,  $b_2$ , and  $\chi$  are defined as

$$a_1 = \frac{(C_2 + C_c)}{C_1 C_2 + C_c(C_1 + C_2)} \gamma_{n1} \quad (26)$$

$$a_2 = \frac{C_c}{C_1 C_2 + C_c(C_1 + C_2)} \gamma_{n2} \quad (27)$$

$$b_1 = \frac{(C_1 + C_c)}{C_1 C_2 + C_c(C_1 + C_2)} \gamma_{n2} \quad (28)$$

$$b_2 = \frac{C_c}{C_1 C_2 + C_c(C_1 + C_2)} \gamma_{n1} \quad (29)$$

$$\chi = \sqrt{(\alpha_1 - \beta_1)^2 + 4\alpha_2 \beta_2} \quad (30)$$

$V_{1t=\zeta_{nsat2}}$  and  $V_{2t=\zeta_{nsat2}}$  are initial values of  $V_1$  and  $V_2$  at  $t = \zeta_{nsat2}$ .



### 3.1.1 Propagation Delay of Fast Ramp Input Signal

The high-to-low propagation delays  $\zeta_{1_{0.5}}^n$  and  $\zeta_{2_{0.5}}^n$  of MN1 and MN2, respectively, are computed based on (14) and (15). At  $t = \zeta_{1_{0.5}}^n$  and  $t = \zeta_{2_{0.5}}^n$ , the output voltages  $V_1$  and  $V_2$  both are equal to  $0.5V_{DD}$ , i.e.,

$$V_1(\tau_r) - \frac{(C_2 + C_c)B_{n_1} + C_c B_{n_2}}{C_1 C_2 + C_c(C_1 + C_2)} (\zeta_{1_{0.5}}^n - \tau_r) = 0.5V_{DD} \quad (31)$$

$$V_2(\tau_r) - \frac{(C_1 + C_c)B_{n_2} + C_c B_{n_1}}{C_1 C_2 + C_c(C_1 + C_2)} (\zeta_{2_{0.5}}^n - \tau_r) = 0.5V_{DD}. \quad (32)$$

Simplification of (31) and (32) gives

$$\zeta_{1_{0.5}}^n = \tau_r + \frac{0.5V_{DD} - R_1 B_{n_1} (1 - e^{-V_{DD}})}{\frac{(C_2 + C_c)B_{n_1} + C_c B_{n_2}}{C_1 C_2 + C_c(C_1 + C_2)}} - \frac{\tau_r (1 - e^{-V_{DD}})}{V_{DD}} \quad (33)$$

$$\zeta_{2_{0.5}}^n = \tau_r + \frac{0.5V_{DD} - R_2 B_{n_2} (1 - e^{-V_{DD}})}{\frac{(C_1 + C_c)B_{n_2} + C_c B_{n_1}}{C_1 C_2 + C_c(C_1 + C_2)}} - \frac{\tau_r (1 - e^{-V_{DD}})}{V_{DD}}. \quad (34)$$

The low-to-high propagation delays can be obtained in a similar fashion. The propagation delay is the average of the high-to-low and low-to-high propagation delays.  $\zeta_{nsat^1}$  and  $\zeta_{nsat^2}$  are determined based on the boundary condition defined in Sect. 2, i.e.,

$$V_1(\tau_r) - \frac{(C_2 + C_c)B_{n_1} + C_c B_{n_2}}{C_1 C_2 + C_c(C_1 + C_2)} (\zeta_{nsat^1} - \tau_r) = 4U_{th} \quad (35)$$

$$V_{2,t=\zeta_{nsat^1}} - V_b - \frac{B_{n_2}}{C_2 + C_c} (\zeta_{nsat^2} - \zeta_{nsat^1}) = 4U_{th} \quad (36)$$

Equation (35) is solved to yield


$$\zeta_{nsat^1} = \tau_r + \left[ (V_1(\tau_r) - 4U_{th}) \times \frac{C_1 C_2 + C_c(C_1 + C_2)}{(C_2 + C_c)B_{n_1} + C_c B_{n_2}} \right] \quad (37)$$

$\zeta_{nsat^2}$  can be computed using (36) and Newton–Raphson numeric solver.

### 3.2 Case-II: Out-of-Phase Switching

The out-of-phase transition is a pessimistic condition in terms of the effect of the coupling capacitance on the propagation delays of CMOS inverters [13]. In this case, it is assumed that input to the aggressor driver is switching from low-to-high and input to the victim driver is switching from high-to-low as shown in Fig. 4. MN1 and MP2 are the active transistors in each inverter for the considered input conditions. The related current directions are also shown.  $I_{p_2}$  is the current that flows across MP2. The

**Fig. 4** Equivalent circuit for the aggressor buffer switching from low-to-high and victim buffer from high-to-low



differential equations governing the output voltage of each MOS transistor shown in Fig. 4 are given by

$$-\frac{dV_1}{dt} = \frac{(C_2 + C_c)}{C_1 C_2 + C_c(C_1 + C_2)} I_{n1} - \frac{C_c}{C_1 C_2 + C_c(C_1 + C_2)} I_{p2} + R_1 \frac{dI_{n1}}{dt} \quad (38)$$

$$-\frac{dV_2}{dt} = \frac{C_c}{C_1 C_2 + C_c(C_1 + C_2)} I_{n1} - \frac{(C_1 + C_c)}{C_1 C_2 + C_c(C_1 + C_2)} I_{p2} - R_2 \frac{dI_{p2}}{dt}. \quad (39)$$

For the opposite switching condition with fast ramp input, MOS transistors operate in different regions over different intervals of time. In order to obtain the output voltage expressions analytically, four regions of operation have been discussed below.

Region-1 ( $0 \leq t \leq \tau_r$ ): In region-1, MN1 and MP2 operate in the sub-saturation regions. The current across MP2 is given by

$$I_{p2} = B_{p2} e^{\frac{V_{DD} \frac{t}{\tau_r} - V_{DD}}{\eta_p U_{th}}} \quad (40)$$

$B_{p2}$  is the source-to-drain current of MP2 when  $V_{in2} = V_{DD}$  and  $\eta_p$  is its sub-threshold slope factor. The output voltages obtained are given by

$$V_1 = V_{DD} - \frac{(C_2 + C_c)V_{n,1} - C_c V_{p,2}}{C_1 C_2 + C_c(C_1 + C_2)} - R_1 B_{n1} \left[ e^{\frac{V_{DD} \frac{t}{\tau_r} - V_{DD}}{\eta_n U_{th}}} - e^{-\frac{V_{DD}}{\eta_n U_{th}}} \right] \quad (41)$$

$$V_2 = \frac{(C_1 + C_c)V_{p,2} - C_c V_{n,1}}{C_1 C_2 + C_c(C_1 + C_2)} + R_2 B_{p2} \left[ e^{\frac{V_{DD} \frac{t}{\tau_r} - V_{DD}}{\eta_p U_{th}}} - e^{-\frac{V_{DD}}{\eta_p U_{th}}} \right] \quad (42)$$

$$\text{where } V_{n,1} = \frac{B_{n1} \tau_r \eta_n U_{th}}{V_{DD}} \left[ e^{\frac{V_{DD} \frac{t}{\tau_r} - V_{DD}}{\eta_n U_{th}}} - e^{-\frac{V_{DD}}{\eta_n U_{th}}} \right] \quad (43)$$

$$V_{p,2} = \frac{B_{p2} \tau_r \eta_p U_{th}}{V_{DD}} \left[ e^{\frac{V_{DD} \frac{t}{\tau_r} - V_{DD}}{\eta_p U_{th}}} - e^{-\frac{V_{DD}}{\eta_p U_{th}}} \right]. \tag{44}$$

The effect of coupling is observed in (41) and (42). Coupling affects  $V_1$  and  $V_2$  through  $V_{n,1}$  and  $V_{p,2}$ , respectively. It may also be observed that the presence of the coupling term  $V_{p,2}$  in (41) tends to decrease  $V_1$  slowly while the coupling component  $V_{n,1}$  causes  $V_2$  to increase slowly in (42).

**Region-2** ( $\tau_r \leq t \leq \zeta_{nsat^1}$ ): After  $\tau_r$  both the inputs attain fixed values, equal to  $V_{DD}$  and ground, respectively. However, MN1 and MP2 continue to operate in the sub-saturation region. For this duration, the voltages at the output of both transistors are given by

$$V_1 = V_1(\tau_r) - \frac{(C_2 + C_c)B_{n1} - C_c B_{p2}}{C_1 C_2 + C_c(C_1 + C_2)}(t - \tau_r) \tag{45}$$

$$V_2 = V_2(\tau_r) + \frac{(C_1 + C_c)B_{p2} - C_c B_{n1}}{C_1 C_2 + C_c(C_1 + C_2)}(t - \tau_r). \tag{46}$$

**Region-3** ( $\zeta_{nsat^1} \leq t \leq \zeta_{psat^2}$ ): MN1 and MP2 may leave sub-saturation region at different time durations if both transistors have unequal output conductances. Here, it is assumed that MP2 makes transition into the sub-linear region at  $t = \zeta_{psat^2}$ . In this region, therefore MN1 operates in the sub-linear region while MP2 continues to remain in the sub-saturation region. The relationship of  $V_1$  and  $V_2$  are given by

$$V_1 = V_{1,a} - \left[ -V_{1,r=\zeta_{nsat^1}} + V_{1,a} \right] e^{-\alpha_{n1}(t-\zeta_{nsat^1})} \tag{47}$$

$$V_2 = V_{2,t=\zeta_{nsat^1}} - V_{1,b} + \frac{B_{p2}}{(C_2 + C_c)}(t - \zeta_{nsat^1}), \tag{48}$$

$$\text{where } V_{1,a} = \frac{C_c}{\gamma_{n1}(C_2 + C_c)} B_{p2} \tag{49}$$

$$V_{1,b} = \frac{C_c}{C_2 + C_c} (1 + \gamma_{n1} R_1) \left[ V_{1,a} - V_{1,r=\zeta_{nsat^1}} \right] (1 - e^{-\alpha_{n1}(t-\zeta_{nsat^1})}). \tag{50}$$

**Region-4** ( $t > \zeta_{psat^2}$ ): In this region, MN1 and MP2 operate in the sub-linear region. The differential equations governing the output voltage of each MOS transistor are given by

$$- (C_1 + C_c)(1 + \gamma_{n1} R_1) \frac{dV_1}{dt} + C_c(1 + \gamma_{p2} R_2) \frac{dV_2}{dt} = \gamma_{n1} V_1 \tag{51}$$

$$- C_c(1 + \gamma_{n1} R_1) \frac{dV_1}{dt} + (C_2 + C_c)(1 + \gamma_{p2} R_2) \frac{dV_1}{dt} = \gamma_{p2} V_2. \tag{52}$$

These coupled differential equations are solved and the solution obtained is given as

$$V_1 = \frac{1}{2\chi} e^{\frac{[\chi-(a_1+b_1)]}{2}(t-\zeta_{\text{psat}^2})} \left[ V_{1t=\zeta_{\text{psat}^2}} (\chi - a_1 + b_1) - 2a_2 V_{2t=\zeta_{\text{psat}^2}} - \frac{1}{(a_1 b_1 - a_2 b_2)} \right. \\ \left. \left\{ a_3 (b_1^2 - a_1 b_1 + b_1 \chi + 2a_2 b_2) - (\chi + a_1 + b_1) a_2 b_3 \right\} \right] \\ + \frac{1}{a_1 b_1 - a_2 b_2} (a_3 b_1 - a_2 b_3) \quad (53)$$

$$V_2 = \frac{1}{2\chi} e^{\frac{[\chi-(a_1+b_1)]}{2}(t-\zeta_{\text{psat}^2})} \left[ \left\{ V_{2t=\zeta_{\text{psat}^2}} (\chi + a_1 - b_1) - 2\beta_2 V_{1t=\zeta_{\text{psat}^2}} \right\} + \frac{1}{(a_1 b_1 - a_2 b_2)} \right. \\ \left. \left\{ a_3 b_2 (\chi + a_1 + b_1) - (a_1^2 b_3 - a_1 b_1 b_3 + 2a_2 b_2 b_3 + a_1 b_3 \chi) \right\} \right] \\ + \frac{1}{a_1 b_1 - a_2 b_2} (a_1 b_3 - a_3 b_2). \quad (54)$$

The constants  $a_3$  and  $b_3$  are defined as

$$a_3 = a_2 V_{\text{DD}} \quad (55)$$

$$b_3 = b_2 V_{\text{DD}}. \quad (56)$$

Here  $V_{1t=\zeta_{\text{psat}^2}}$  and  $V_{2t=\zeta_{\text{psat}^2}}$  are the initial values of  $V_1$  and  $V_2$  at  $t = \zeta_{\text{psat}^2}$  and  $\gamma_{p_2}$  is the output conductance of MP2 in the sub-linear region.

### 3.2.1 Propagation Delay of Fast Ramp Input Signal

The high-to-low  $\zeta_{10.5}^n$  and low-to-high  $\zeta_{20.5}^p$  propagation delays of MN1 and MP2, respectively, are computed based on Eqs. (45) and (46) and are given as

$$\zeta_{10.5}^n = \tau_r + \frac{[V_1(\tau_r) - 0.5V_{\text{DD}}][C_1 C_2 + C_c(C_1 + C_2)]}{B_{n_1}(C_2 + C_c) - C_c B_{p_2}} \quad (57)$$

$$\zeta_{20.5}^p = \tau_r + \frac{[0.5V_{\text{DD}} - V_2(\tau_r)][C_1 C_2 + C_c(C_1 + C_2)]}{(C_1 + C_c)B_{p_2} - C_c B_{n_1}} \quad (58)$$


$\zeta_{\text{nsat}^1}$  is calculated based on (47) and is given by

$$\zeta_{\text{nsat}^1} = \tau_r + \left[ \{V_1(\tau_r) - 4U_{\text{th}}\} \times \frac{C_1 C_2 + C_c(C_1 + C_2)}{(C_2 + C_c)B_{n_1} - C_c B_{p_2}} \right] \quad (59)$$


$\zeta_{\text{psat}^2}$  is calculated using Newton–Raphson numerical solver depending upon the condition

$$V_{2t=\zeta_{\text{nsat}^1}} - V_{1,b} + \frac{B_{p_2}}{(C_2 + C_c)} (\zeta_{\text{psat}^2} - \zeta_{\text{nsat}^1}) = V_{\text{DD}} - 4U_{\text{th}}. \quad (60)$$

For slow ramp input, timing analyses of in-phase and out-of-phase transitions over each of these regions are presented in Appendices 1 and 2, respectively. The proposed model is further validated and verified using SPICE simulations.




**Fig. 5** Voltage waveforms at the output of **a** aggressor buffer and **b** victim buffer under in-phase switching for fast ramp with  $W_{n1} = 97.5 \text{ nm} = W_{n2}$ ,  $W_{p1} = 2.5 W_{n1} = W_{p2}$




**Fig. 6** Voltage waveforms at the output of **a** aggressor buffer and **b** victim buffer under in-phase switching for slow ramp with  $W_{n1} = 4 \mu\text{m} = W_{n2}$ ,  $W_{p1} = 2.5 W_{n1} = W_{p2}$

#### 4 Results and Validation of the Proposed Model

The proposed models are validated using SPICE simulations. The rise time of the input ramp taken is  $0.1 \mu\text{s}$ . For the CMOS buffer, data of PTM 65 nm, 0.36 V, and Level-54 are used [16]. The coupled interconnects have coupling length equal to 5 mm, while interconnect width and spacing each are equal to  $0.54 \mu\text{m}$ . The comparison of output voltage waveforms generated by SPICE simulations and analytical model for Case I under fast and slow ramps has been shown in Figs. 5 and 6, respectively. For fast ramp, MN1 width ( $W_{n1}$ ) is 97.5 nm, while for slow ramp,  $W_{n1} = 4 \mu\text{m}$  has been taken. Furthermore, for the CMOS drivers, PMOS channel width is 2.5 times that of NMOS



**Fig. 7** Voltage waveforms under out-of-phase switching for fast ramp at the output of **a** victim buffer and **b** aggressor buffer with  $W_{n1} = 0.10 \mu\text{m}$ ,  $W_{n2} = 0.16 \mu\text{m}$ ,  $W_{p1} = 0.24 \mu\text{m}$ ,  $W_{p2} = 0.4 \mu\text{m}$



**Fig. 8** Voltage waveforms under out-of-phase switching for fast ramp at the output of **a** victim buffer and **b** aggressor buffer with  $W_{n1} = 4 \mu\text{m} = W_{n2}$ ,  $W_{p1} = 10 \mu\text{m} = W_{p2}$

width. The values of parasitic impedance parameters for the two lines are extracted as detailed in Appendix 3. The wire parasitics thus obtained are:  $R_1 = R_2 = 208.93 \Omega$ ,  $C_1 = C_2 = 301.475 \text{ fF}$ . The two lines are coupled through a coupling capacitance of  $105.4 \text{ fF}$ . It can be observed from the figures that the waveforms obtained from the proposed model match SPICE waveforms closely.

Figures 7 and 8 confirm the validity of the proposed model by comparing the waveforms generated analytically and SPICE simulations under out-of-phase switching. For fast ramp, MP2 width ( $W_{p2}$ ) of  $0.4 \mu\text{m}$  has been taken, while for slow ramp,  $W_{p2} = 10 \mu\text{m}$  has been taken. It can be observed from these figures that analytical results match SPICE simulations quite closely. Furthermore, the maximum variation between SPICE and analytical results is less than 5%.

**Table 1** Propagation delay and error involved for in-phase switching with respect to SPICE simulation

$W_{n1}$ (nm)	$W_{n2}$ (nm)	Circuit parameters					Propagation delay				% error in $\tau_{p1}$	% error in $\tau_{p2}$
		$R_1$ ( $\Omega$ )	$R_2$ ( $\Omega$ )	$C_1$ (pf)	$C_2$ (pf)	$C_c$ (pf)	SPICE		Analytical			
							$\tau_{p1}$ ( $\mu$ s)	$\tau_{p2}$ ( $\mu$ s)	$\tau_{p1}$ ( $\mu$ s)	$\tau_{p2}$ ( $\mu$ s)		
97.5	97.5	208.93	208.93	0.30	0.30	0.11	0.1183	0.1183	0.1151	0.1151	2.67	2.67
97.5	97.5	208.93	208.93	0.20	0.30	0.09	0.1090	0.1162	0.1080	0.1130	0.94	2.75
97.5	160	208.93	208.93	0.50	0.20	0.11	0.1292	0.1014	0.1202	0.1017	6.99	0.26
160	97.5	208.93	208.93	0.50	0.20	0.11	0.1159	0.1092	0.1135	0.1073	2.07	1.77
97.5	292.5	208.93	208.93	0.30	0.30	0.20	0.1071	0.0969	0.1028	0.0958	4.03	1.12

**Table 2** Propagation delay and error involved for out-of-phase switching with respect to SPICE simulation

$W_{n1}$ (nm)	$W_{n2}$ (nm)	Circuit parameters					Propagation delay				% error in $\tau_{p1}$	% error in $\tau_{p2}$
		$R_1$ ( $\Omega$ )	$R_2$ ( $\Omega$ )	$C_1$ (pf)	$C_2$ (pf)	$C_c$ (pf)	SPICE		Analytical			
							$\tau_{p1}$ ( $\mu$ s)	$\tau_{p2}$ ( $\mu$ s)	$\tau_{p1}$ ( $\mu$ s)	$\tau_{p2}$ ( $\mu$ s)		
97.5	243.7	208.93	208.93	0.3	0.3	0.11	0.1406	0.1408	0.1362	0.1440	3.13	2.28
97.5	243.7	208.93	208.93	0.3	0.6	0.11	0.1362	0.1798	0.1329	0.1780	2.44	1.00
97.5	243.7	208.93	208.93	0.6	0.3	0.11	0.1789	0.1361	0.1700	0.1360	4.96	0.07
97.5	400	208.93	208.93	0.6	0.9	0.11	0.1754	0.1563	0.1646	0.1540	6.15	1.48
97.5	400	208.93	208.93	0.6	0.6	0.11	0.1792	0.1352	0.1710	0.1340	4.57	0.86
160	243.7	208.93	208.93	0.6	0.6	0.11	0.2203	0.2662	0.2204	0.2570	0.03	3.47
160	400	208.93	208.93	0.6	1.2	0.21	0.2307	0.2885	0.2310	0.2800	0.11	2.94
160	400	208.93	208.93	1.2	0.60	0.32	0.2961	0.2435	0.2780	0.2340	6.13	3.91

The propagation delay for the aggressor and victim buffers ( $\tau_{p1}$  and  $\tau_{p2}$ , respectively) under fast ramp is analytically determined for in-phase switching and is provided in Table 1. Variable interconnect load conditions and widths for the aggressor and victim buffers have been considered. The proposed analytical model yields maximum errors in the propagation delays for the aggressor and victim drivers as 6.99 and 2.75 %, respectively, whereas the average errors involved in the same are 3.34 and 1.71 %, respectively.

Table 2 presents an account of the propagation delay and computational error involved as predicted by the proposed model with respect to SPICE simulations for out-of-phase switching. Variable interconnect load and asymmetric aggressor and victim driver dimensions have been considered. It can be observed that  $\tau_{p1}$  obtained by the proposed model has an average error of 3.44 % and maximum error of 6.15 %. Similarly,  $\tau_{p2}$  predicted by the proposed analytical model results in average and maximum errors of 2 and 3.91 %, respectively. It is to be noted that delay estimates provided in Tables 1 and 2 are based on the assumption of a fast ramp input.

Table 3 compares timing of the aggressor and victim buffers with respect to SPICE simulation. Here, timing refers to the time instant when active transistors in each buffer make transition from sub-saturation to the sub-linear region of operation. Fast and slow

**Table 3** Aggressor and victim buffer timings along with the error involved with respect to SPICE simulation

Switching type	Ramp type	Aggressor MOS width ( $\mu\text{m}$ )	Aggressor timing ( $\mu\text{s}$ )		% error	Victim MOS width ( $\mu\text{m}$ )	Victim timing ( $\mu\text{s}$ )		% error
			SPICE	Analytic			SPICE	Analytic	
In-phase	Fast	0.1	0.137	0.1268	7.445	0.1	0.137	0.1268	7.445
		0.1	0.133	0.1222	8.120	0.16	0.119	0.1134	4.706
	Slow	2	0.0757	0.0743	1.876	4	0.717	0.0697	2.789
		4	0.0717	0.0693	3.347	4	0.0717	0.0693	3.347
Out-of-phase	Fast	0.1	0.173	0.1560	9.827	0.24	0.177	0.1734	2.034
		0.1	0.177	0.1703	3.785	0.4	0.135	0.131	2.963
	Slow	2	0.0837	0.0849	1.434	10	0.0757	0.0815	7.662
		4	0.0757	0.0772	1.982	10	0.0777	0.0732	5.792

**Table 4** Propagation delay with aggressor and victim buffer size and error involved with respect to SPICE simulation

Switching type	Ramp type	Aggressor MOS width ( $\mu\text{m}$ )	Propagation delay ( $\mu\text{s}$ )		% error	Victim MOS width ( $\mu\text{m}$ )	Propagation delay ( $\mu\text{s}$ )		% error
			SPICE	Analytic			SPICE	Analytic	
In-phase	Fast	0.1	0.1183	0.1151	2.70	0.1	0.1183	0.1151	2.70
		0.1	0.1149	0.1118	2.77	0.16	0.1059	0.1056	0.28
	Slow	2	0.0705	0.0698	1.10	4	0.0654	0.0653	0.11
		4	0.0643	0.0650	1.04	4	0.0643	0.0650	1.04
Out-of-phase	Fast	0.1	0.1406	0.1363	3.06	0.24	0.1408	0.1438	2.14
		0.1	0.1469	0.1468	0.08	0.4	0.1157	0.1150	0.61
	Slow	2	0.0759	0.082	8.04	10	0.0702	0.0726	3.45
		4	0.0701	0.0733	4.64	10	0.0710	0.0670	5.65

ramps have been considered for in-phase and out-of-phase transitions. It can be seen that maximum errors in the estimation of timing for the aggressor and victim drivers under in-phase switching are 8.120 and 7.445 % while the average errors in the same are 5.197 and 4.571 %. For out-of-phase switching, the maximum and average errors predicted by the proposed analytical model are 9.827, 7.662 and 4.257, 4.613 % for the aggressor and victim drivers, respectively. Thus, transition time is also very well predicted by the proposed model.

A comparison of the propagation delay with respect to SPICE simulations is shown in Table 4 for in-phase and out-of-phase transitions. Different MOS widths are used for in-phase (slow and fast input ramps) and out-of-phase (fast input ramps) switching. The error involved in propagation delay with respect to SPICE simulations under switching conditions considered is also computed. Aggressor MOS width ( $W_{n1}$ ) is varied from 0.1 to 4  $\mu\text{m}$ . The propagation delay predicted by the proposed model of aggressor and victim buffers for in-phase switching exhibit maximum errors (with respect to



SPICE) of 2.77 and 2.70 %, respectively. For out-of-phase switching condition, the propagation delay estimated by the proposed model has maximum errors of 8.04 and 5.65 % for MN1 and MP2, respectively. It can also be observed from Table 4 that as aggressor width is increased from 0.1 to 4  $\mu\text{m}$ , propagation delay decreases by 45.6 and 50.1 % for in-phase and out-of-phase transitions, respectively. Another observation of the analysis is that propagation delay is higher under out-of-phase switching. This is accounted for by the fact that amount of interconnect coupling capacitance is dependent upon the nature of the signal transitions [16]. If drivers are driven by signals switching in the same direction, the effective coupling capacitance is approximately zero and the total capacitance of each interconnect is approximately equal to the line-to-ground capacitance. Alternatively, if signals on each interconnect are switching in the opposite direction or out-of-phase, the effective capacitance approximately doubles to  $2 \times C_c$ . Hence, the delay variations can be positive and negative, depending on the direction of the simultaneous transitions.

## 5 Conclusions

In this paper, crosstalk analysis of CMOS buffer-driven interconnects for in-phase and out-of-phase switching conditions have been presented. Sub-threshold current model is used to represent MOS transistor in CMOS buffer. Comparison of the proposed models with SPICE simulations shows that the analytical results capture waveform shape, propagation delay, and timings with good accuracy. Under in-phase switching, the average error in the propagation delay with respect to SPICE is 3.34 and 1.71 % for the aggressor and victim buffers, respectively. For out-of-phase switching, average errors in the same are 3.44 and 2 %. The timing is also very well predicted by the proposed models. The average errors involved in the estimation of timing for the aggressor and victim buffers are 5.20 and 4.57 %, under in-phase switching. The average errors involved in the same for out-of-phase switching are 4.26 and 4.61 %.

The main advantage of proposed analytical approach is that it results in high accuracy without the need for computational expensive iterations and numerical methods used in circuit simulators like SPICE. The proposed model also gives physical insight of the parameters affecting the transient behavior. This is essential for the avoidance of dynamic crosstalk and circuit malfunctioning. Furthermore, the proposed model can be applied to complex CMOS logic gates, since clock distribution networks are based on inverter-like circuits which can be reduced to an equivalent inverter. The close proximity between SPICE and the proposed analytical model clearly establishes that the results of the present investigation shall be highly beneficial in designing ultra-low power VLSI circuits, which is an immediate requirement in the modern portable and biomedical applications.

## Appendix 1

### Output Voltages for Slow Ramp Input Signal: In-Phase Switching

If the active device enters into sub-linear region before the completion of input transition, the input ramp signal is a slow ramp signal. The output voltages of coupled

buffers in the time interval  $0 \leq t \leq \zeta_{n1}$  are essentially similar to (8) and (9). At  $\zeta_{n1}$  instant, MN1 leaves the sub-saturation region. MN2 makes transition to sub-linear region of its characteristics at  $t = \zeta_{n2}$ . The output voltages of each CMOS buffer in this interval are given by following expressions:

$$V_1 = V_{1t=\zeta_{n1}} e^{-\alpha_{n1}(t-\zeta_{n1})} - \frac{C_c B_{n2} \tau_r \eta_n U_{th} e^{-\frac{V_{DD}}{\eta_n U_{th}}}}{V_{DD} [C_1 C_2 + C_c (C_1 + C_2)] + \tau_r \eta_n U_{th} (C_2 + C_c) \gamma_{n1}} \times \left[ e^{\frac{V_{DD}(t-\zeta_{n1})}{\tau_r \eta_n U_{th}}} - e^{-\alpha_{n1}(t-\zeta_{n1})} \right] \quad (61)$$

$$V_2 = V_{2t=\zeta_{n1}} - R_2 B_{n2} - \frac{B_{n2} \tau_r \eta_n U_{th} (C_1 + C_c)}{V_{DD} [C_1 C_2 + C_c (C_1 + C_2)]} e^{-\frac{V_{DD}}{\eta_n U_{th}}} \left[ e^{\frac{V_{DD}}{\tau_r} (t-\zeta_{n1})} - 1 \right] - \frac{C_c}{C_1 C_2 + C_c (C_1 + C_2)} \gamma_{n1} \int_{\zeta_{n1}}^t V_1 dt. \quad (62)$$

## Appendix 2


### Output Voltages for Slow Ramp Input Signal: Out-of-Phase Switching

During the operating condition,  $0 \leq t \leq \zeta_{p2}$ , expressions for the output voltages are same as for fast ramp input, i.e., (41) and (42). At  $t = \zeta_{p2}$ , MP2 leaves the sub-saturation and enters into the sub-linear region. In the time limit  $\zeta_{p2} \leq t \leq \zeta_{n1}$ , the output voltages are given by

$$V_1 = V_{1t=\zeta_{p2}} - B_{n1} \left( R_1 + \frac{(C_2 + C_c) \tau_r \eta_n U_{th}}{(C_1 C_2 + C_c (C_1 + C_2)) V_{DD}} \right) \left[ e^{\frac{V_{DD}(t-\zeta_{p2})}{\tau_r \eta_n U_{th}}} - e^{-\frac{V_{DD}}{\eta_n U_{th}}} \right] + \frac{C_c}{C_1 C_2 + C_c (C_1 + C_2)} \gamma_{p2} \left[ (t - \zeta_{p2}) V_{DD} - \int_{\zeta_{p2}}^t V_2 dt \right] \quad (63)$$

$$V_2 = V_{DD} + e^{-\alpha_{p2}(t-\zeta_{p2})} (V_{2t=\zeta_{p2}} - V_{DD}) - \frac{C_c B_{n1} \tau_r \eta_n U_{th} e^{-\frac{V_{DD}}{\eta_n U_{th}}} \left[ e^{\frac{V_{DD}(t-\zeta_{p2})}{\tau_r \eta_n U_{th}}} - e^{-\alpha_{p2}(t-\zeta_{p2})} \right]}{V_{DD} [C_1 C_2 + C_c (C_1 + C_2)] + (C_1 + C_c) \gamma_{p2} \tau_r \eta_n U_{th}} \quad (64)$$

$$\text{where } \alpha_{p2} = \frac{(C_1 + C_c)}{[C_1 C_2 + C_c (C_1 + C_2)] (1 + \gamma_{p2} R_2)} \gamma_{p2}. \quad (65)$$



**Fig. 9** Interconnect cross-sectional dimensions

### Appendix 3

#### Estimation of Interconnect Impedance Parasitics

The interconnect impedance parasitics, i.e., resistance and capacitance are presented here and are computed using Ref. [15]. Figure 9 shows the cross-sectional dimensions of interconnect where interconnect is assumed to be placed between two co-planar interconnects and two orthogonal routing planes.

As shown in Fig. 9, if  $w$  and  $h$  are the width and the height of the interconnect, respectively,  $s$  is the separation between two interconnects,  $t$  is the thickness of the dielectric, the interconnect resistance per unit length is given as,

$$R = \frac{\rho}{wt}, \quad (66)$$

where  $\rho$  stands for the resistivity of the interconnect metal. The interconnect capacitance per unit length is calculated as

$$C = \varepsilon \left[ \frac{w}{h} + 2.22 \left( \frac{s}{s + 0.70h} \right)^{3.19} + 1.17 \left( \frac{s}{s + 1.51h} \right)^{0.76} \left( \frac{t}{t + 4.53h} \right)^{0.12} \right], \quad (67)$$

where  $\varepsilon$  is the relative permittivity. It consists of the sum of three contributions from left to right: the ideal parallel-plate capacitor, the parallel-plate corner effects, and the sidewall capacitor. The interconnect coupling capacitance per unit length is determined using

$$C_c = \varepsilon \left[ 1.14 \frac{t}{s} \left( \frac{h}{h + 2.06s} \right)^{0.09} + 0.74 \left( \frac{w}{w + 1.59s} \right)^{1.14} + 1.16 \left( \frac{w}{w + 1.87s} \right)^{0.16} \left( \frac{h}{h + 0.98s} \right)^{1.18} \right]. \quad (68)$$

## References

1. K. Agarwal, D. Sylvester, D. Blaauw, Modeling and analysis of crosstalk noise in coupled RLC interconnects. *IEEE Trans Comput. Aided Des. Integr. Circuits Syst.* **25**(5), 892–901 (2006)
2. M. Alioto, Understanding DC behavior of subthreshold CMOS logic through closed-form analysis. *IEEE Trans. Circuits Syst.* **57**(7), 1597–1607 (2010)
3. J.H. Anderson, F.N. Najm, Low power programmable FPGA routing circuitry. *IEEE Trans. Very Large Scale Integr. Syst.* **17**(8), 1048–1060 (2009)
4. B.H. Calhoun, A. Chandrakasan, Modeling and sizing for minimum energy operation in subthreshold circuits. *IEEE J. Solid State Circuits* **40**(9), 1778–1786 (2005)
5. B.H. Calhoun, A. Wang, A. Chandrakasan, Device sizing for minimum energy operation in subthreshold circuits, in *Proceedings of the IEEE Custom Integrated Circuits Conference*, 2004, pp. 95–98
6. R. Chandel, S. Sarkar, R.P. Agarwal, Repeater insertion in global interconnects in VLSI circuits. *Microelectron. Int.* **22**(1), 43–50 (2005)
7. D. Das, H. Rahaman, Crosstalk overshoot/undershoot analysis and its impact on gate oxide reliability in multi-wall carbon nanotube interconnects. *J. Comput. Electron.* **10**(4), 360–372 (2011)
8. H. Fathabadi, Ultra low power improved differential amplifier. *Circuits Syst. Signal Process.* **32**(2), 861–875 (2013)
9. S. Ge, E.G. Friedman, Data bus swizzling in TSV-based three-dimensional integrated circuits. *Microelectron. J.* **44**(8), 696–705 (2013)
10. S.D. Pable, M. Hasan, High speed interconnect through device optimization for subthreshold FPGA. *Microelectron. J.* **42**(3), 545–552 (2011)
11. S.N. Pu, W.Y. Yin, J.F. Mao, Q.H. Liu, Crosstalk prediction of single- and double-walled carbon nanotube bundle interconnects. *IEEE Trans. Electron Devices* **56**(4), 560–568 (2009)
12. S. Subash, J. Kolar, M.H. Chowdhury, A new spatially rearranged bundle of mixed carbon nanotubes as VLSI Interconnection. *IEEE Trans. Nanotechnol.* **12**(1), 3–12 (2013)
13. K.T. Tang, E.G. Friedman, Delay and power expressions characterizing a CMOS inverter driving an RLC load, in *Proceedings of the IEEE Circuits and Systems Symposium, Geneva, 2000*, pp. 283–286
14. A. Wang, B.H. Calhoun, A.P. Chandrakasan, *Sub-threshold Design for Ultra Low-Power Systems* (Springer, New York, 2006)
15. S.C. Wong, T.G.Y. Lee, D.J. Ma, Modeling of interconnect capacitance, delay, and crosstalk in VLSI. *IEEE Trans. Semicond. Manuf.* **13**(1), 108–111 (2000)
16. Predictive Technology Model (PTM), <http://ptm.asu.edu>. Accessed 14 March 2014