Bulk-Driven Current Differencing Transconductance Amplifier

Fabian Khateb · Dalibor Biolek

Received: 5 March 2010 / Revised: 5 August 2010 / Published online: 11 January 2011 © Springer Science+Business Media, LLC 2011

Abstract Low-voltage (LV) low-power (LP) integrated circuit design is becoming a leading trend in VLSI technology, particularly in special portable applications. In this paper, the principle of a bulk-driven MOS transistor is employed in the design of a novel LV LP current differencing transconductance amplifier (CDTA). Designs in the 0.25 µm CMOS technology have been verified via PSpice simulation. The supply voltages are only ±0*.*6 V.

Keywords Bulk-driven CMOS · CDTA · PSpice

1 Introduction

Integrated circuit design is currently directed to low-voltage (LV) and low-power (LP) applications, particularly in the case of portable systems where a low supply voltage, sometimes given by only a single cell battery, is used [[10\]](#page-17-0). In order to overcome the well-known limitations of the traditional techniques based on voltage-feedback operational amplifiers (op amps), this LV LP approach is also combined with the

F. Khateb \cdot D. Biolek (\boxtimes)

Department of Microelectronics, Brno University of Technology, Technicka 10, Brno, Czech Republic e-mail: dalibor.biolek@unob.cz

F. Khateb e-mail: khateb@feec.vutbr.cz

This research has been supported by the Grant Agency of the Czech Republic under grant No. 102/09/1628, and by the research programs of BUT MSM0021630503 and UD Brno MO FVT0000403.

current-mode approach [[39\]](#page-18-0). Such devices then exhibit a low power consumption and reasonable dynamic behavior, maintaining a balanced trade-off between speed and accuracy.

An important factor concerning LV LP analog circuits is that the threshold voltages of future standard CMOS technologies are not expected to decrease much below what is available today. To overcome the threshold voltage, a bulk-driven MOS transistor (MOST) can be used. It is well known that a reverse/forward bias on the well-source junction increases/decreases the threshold voltage [\[19\]](#page-17-1). The operation of the bulkdriven MOST is conformable with junction gate field effect transistors (JFETs). To enable bulk driving, one must first bias the gate to form a conduction channel inversion layer by connecting the gate terminal to a fixed voltage that is sufficient to form an inversion layer [\[20](#page-17-2)].

That is why the bulk-driven transistor can be a good solution to overcome the threshold voltage limitation. Because it is a depletion-type device, it can work under negative, zero, or even slightly positive biasing conditions [\[6](#page-16-0)].

Recent publications describe various implementations of a bulk-driving technique in signal processing LV LP applications [\[16](#page-17-3), [21,](#page-17-4) [22,](#page-17-5) [29](#page-17-6), [44\]](#page-18-1). Several LV active elements have been designed using this technique, such as voltage followers [\[11](#page-17-7), [43\]](#page-18-2), op amps [\[27](#page-17-8)], and operational transconductance amplifiers (OTAs) [[7,](#page-16-1) [9,](#page-16-2) [24,](#page-17-9) [28\]](#page-17-10).

In [[2\]](#page-16-3), a novel circuit component, namely the current differencing transconductance amplifier (CDTA) has been introduced. As in the CDBA (current differencing buffered amplifier) [\[1](#page-16-4)] and the OTRA (operational transresistance amplifier) [[8\]](#page-16-5), the input stage is formed by the CDU (current differencing unit) [[3\]](#page-16-6). Providing input and output signals as currents, the CDTA seems to be a promising building block for current-mode signal processing. A number of CDTA applications have been reported in the literature [\[4](#page-16-7), [5](#page-16-8), [12](#page-17-11)[–14](#page-17-12), [17](#page-17-13), [18](#page-17-14), [25,](#page-17-15) [26,](#page-17-16) [30–](#page-17-17)[38,](#page-18-3) [40–](#page-18-4)[42\]](#page-18-5). Both CMOS and bipolar implementations of the CDTA have been proposed [\[13](#page-17-18), [14](#page-17-12), [34](#page-17-19), [37](#page-17-20), [38](#page-18-3), [41](#page-18-6), [42](#page-18-5)].

An analysis of the above papers shows that every concrete CDTA implementation is a compromise between several requirements which are in mutual contradiction, particularly DC precision and speed or low supply voltages and dynamic range. Some CDTAs designed in the CMOS technologies are characterized by rather high supply voltages, high power dissipation, and high R_p and R_n resistances (± 2.5 V/1.61 mW/ 7 k Ω in [\[13](#page-17-18), [14](#page-17-12)], ± 2.5 V/4.4 mW/600 Ω in [[41\]](#page-18-6)). These resistances are designed extremely low (below 2 Ω) in [[4,](#page-16-7) [37](#page-17-20)] but also at the cost of high power dissipation (6.31 mW in [\[4](#page-16-7)] and 19 mW in [[37\]](#page-17-20)). The bipolar implementation of the CDTA in [\[38](#page-18-3)] also provides very low R_p and R_n resistances, of about 4.5 Ω , but the power dissipation is high, almost 10 mW, with a large current offset of 8 µA. Probably the only hitherto published CDTA with a power consumption of less than 1 mW is the simple structure in [\[42](#page-18-5)], in which flipped voltage followers are used in the current mirrors of the input stage. With supply voltages of ± 0.75 V, the power consumption is only 0.37 mW, with a 54 μ A bias current and a 0.4 μ A current offset. However, note that the CDTA structure in [[42\]](#page-18-5) is a simplified version containing only 18 transistors, without any auxiliary circuits, e.g., for DC biasing. That is why higher power dissipation is expected for a complete topology.

Fig. 1 (**a**) CDTA built from bulk-driven OTAs, (**b**) its schematic symbol

In order to design a low-power CDTA with extra-low supply voltages and with power consumption below ca. 150 µW, these extreme requirements can be fulfilled only at the cost of speed and accuracy. The bulk-driving (BD) technique can be used as a well-known representative of low-power but also low-frequency applications.

Based on the previously reported results from $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ $[1-5, 8, 12-14, 17, 18, 25, 26,$ [31–](#page-17-21)[36,](#page-17-22) [40](#page-18-4)], the CDU, an important input part of the CDTA, can be advantageously substituted either by the technique of current followers and mirrors [[13\]](#page-17-18) or by a suitable connection of two current conveyors of the second generation (CCIIs) [[30\]](#page-17-17); the CCII can be built up from an OTA with a sufficiently high transconductance *gm* [[10\]](#page-17-0). In this way, the internal structure can be designed on the basis of three OTAs.

In this paper, the latter method is used since it is more suitable for the implementation of the bulk-driving principle. As a result, the LV LP CDTA is designed, based on the concept of a bulk-driven OTA. In contrast to conventional gate-driven CMOS structures, such a CDTA uses extra-low power supply voltages.

2 CDTA Based on Bulk-Driving Principle

The conception of the bulk-driven CDTA (BD-CDTA) and its schematic symbol are shown in Fig. [1.](#page-2-0) The CDU is formed by two bulk-driven OTAs, each of them simulating the bulk-driven current conveyor (BD-CCII) of positive and negative types [[10\]](#page-17-0). In comparison with the classical configuration employing two $CCH + s$ [\[1](#page-16-4)], this solution provides symmetrical paths of I_p and I_n currents. The impedance of the $p(n)$ terminal is given by the reciprocal value of the transconductance of OTA No. 1 (2). The difference current $I_z = I_p - I_n$ flows out of the *z*-terminal, and the corresponding voltage drop on an external impedance connected to this terminal is transformed into

x-terminal currents via OTA No. 3. Note that the number of BD-CDTA *x*-terminals can be arbitrary, with both directions of the corresponding currents. Two bidirectional *x*+ and *x*− outputs of OTA No. 3 are shown in Fig. [1](#page-2-0) as an example.

In order to make the transconductance of the output OTA stage adjustable, the idea of the CDeTA (current differencing external transconductance amplifier) [[3\]](#page-16-6) is applied here. OTA No. 3 is provided with negative feedback from the current output to the negative input terminal, and the transconductance is set via an external resistor R_{set} . Let us denote the self-transconductance of OTA3 by g_m . A simple analysis yields the value of total transconductance $g_{m,\text{set}}$ of the final OTA stage including R_{set} as

$$
g_{m,\text{set}} = \frac{g_m}{1 + g_m R_{\text{set}}} \approx \frac{1}{R_{\text{set}}} \quad \text{for } R_{\text{set}} \gg \frac{1}{g_m}.
$$
 (1)

Note that such a method of controlling the transconductance can be more advantageous than the conventional method of modifying the bias current of the transistors operating in the OTA stage: due to the above negative feedback, the linearity of the OTA stage can be significantly improved. This is the main reason for choosing the CDeTA concept. When electronic control of the transconductance is required, it can be accomplished via the commonly used voltage-controlled resistance R_{set} based on simple CMOS circuitry.

A CMOS BD-CDTA, designed in the 0.25 µm CMOS SCN025 technology, is shown in Fig. [2](#page-4-0). In comparison with the conventional gate-driving method, this topology works with a lower power supply voltage $(\pm 0.6 \text{ V})$, which also results in low power dissipation (143 μ W for the complete topology in Fig. [2\)](#page-4-0). Since the bulkdriving principle is applied to conventional MOS transistors, there is no need to use the expensive twin-tub technology [\[15](#page-17-23), [19\]](#page-17-1). The transistor aspect ratios are summarized in Table [1.](#page-3-0)

In Fig. [2,](#page-4-0) the DC biasing of the topology is provided by transistors M1, M2, resistor *R*, and the corresponding transistors for current mirroring. The *R* value is designed such that the bias current flowing through the resistor is 4.59 µA. OTA No. 1 (2) in Fig. [1](#page-2-0) is implemented via transistors M3–M9 and M19–M24 (M10–M18). The remaining transistors (M25–M39) form differential-output OTA No. 3 from Fig. [1](#page-2-0) with the linearizing negative feedback led from the current output of the M30–M31 pair to the inverting voltage input of OTA No. 3 (bulk of M28). Each OTA is of

Fig. 2 Proposed BD-CDTA; *R*1 = $R_2 =$ $R_3 = 7.45$ k $\Omega, C_1 =$ *C*2 = $C_3 = 0.5$ pF the classical two-stage topology, with the bulk-driven differential input stage employing a *p*-channel MOS transistor pair and a current mirror acting as an active load, and with current inverters and circuits for providing copies of the output current.

The negative feedback from the drain of M9 to the inverting voltage input of OTA No. 1 (bulk of M4) is accompanied by the $R_1 - C_1$ circuit necessary for frequency compensation [[23\]](#page-17-24). The same compensation is provided for OTA No. 2 (see the $R_2 - C_2$ compensating circuit). The purpose of the compensation capacitor is to split the parasitic poles of two adjacent OTA stages in order to make the pole of the first stage dominant, whereas the pole of the second stage is pushed at a high frequency. The well-known problem of impaired phase margin due to the zero in the right *s*-plane is solved here by means of the zero-nulling technique when a resistor in series with the compensation capacitor cancels this zero, being equal to the inverse of the transconductance gain of the second stage [\[23](#page-17-24)]. The *R* and *C* values were preliminarily proposed according to a routine procedure described in [\[23\]](#page-17-24); they were then optimized via PSpice simulation in order to obtain a phase margin of 80 degrees.

For OTA1 and OTA2 in Fig. [1,](#page-2-0) large transconductances *gm* are useful in order to provide small *p*- and *n*-input resistance $R_p = R_n = 1/g_m$ of the CDU. The aspect ratios of transistors, affecting the transconductances, i.e., M8, M9, M15, and M16, are designed such that they represent a compromise between the above requirement and the necessity of providing other important parameters such as low offset. The *gm* value is approximately 4.41 mA/V; thus, the input resistance of terminals *p* and *n* is approximately 227Ω . Such values are acceptable for most low-power applications of the CDTA with working currents in the microampere range, since such current flowing through the *p*- or *n*-terminals causes a negligible voltage drop in the millivolt range.

3 Small-Signal Low-Frequency Error Analysis of the CDTA

The small-signal accuracy of the proposed CDTA is influenced by the parasitic parameters of the OTA stages from which it is composed. The basic layout is given in Fig. [3](#page-6-0).

Resistances R_{x1} to R_{x6} appear in the model due to the parasitic resistances of input and output terminals of OTA stages. All of them are of comparatively high values due to the high input and output impedances of the OTA. In most CDTA applications, it is advantageous when *x*-terminals work to low-impedance loads R_{x+} and R_{x-} . Then the influences of R_{x5} and R_{x6} are negligible. Below, we will derive the alreadymentioned fact that the *p-* and *n-*terminal resistances are inversely proportional to the transconductances of OTAs No. 1 and 2. Since their values are much smaller than R_{x1} and R_{x2} , R_{x1} and R_{x2} can also be neglected. When designing R_{set} for adjusting the transconductance of the final OTA stage, the influence of R_{x3} should be taken into account. We can conclude that the most important parasitic resistance can be R_{x4} ,

particularly in applications where the capacitive load of the *z*-terminal is required and when its resistive part, R_z in Fig. [3,](#page-6-0) is not much higher than R_{x4} .

In addition to the parasitic resistances, the offset and g_m properties of the OTA stages in Fig. [3](#page-6-0) can affect the precision of the CDTA significantly. Consider the linearized current versus voltage characteristics of OTA No. $i, i = 1, 2$, or [3](#page-6-0) in Fig. 3 as follows:

$$
I_{ij} = g_{m,ij}(V_i + \Delta V_{ij}) = g_{m,ij}V_i + \Delta I_{ij}, \quad \Delta I_{ij} = g_{m,ij}\Delta V_{ij}, \quad j = 1, 2, \text{or } 3 \quad (2)
$$

where V_i and I_{ij} are voltages and currents defined in Fig. [3,](#page-6-0) ΔV_{ij} and ΔI_{ij} are the offset voltages and currents, and *gm,ij* is the transconductance of OTA No. *i* as a ratio of output current I_{ij} and input voltage V_i .

Then the currents I_p and I_n in Fig. [3](#page-6-0) can be described as follows:

$$
I_p = \left(g_{m,11} + \frac{1}{R_{x1}}\right)(-V_1) + \Delta I_{11},\tag{3}
$$

$$
I_n = \left(g_{m,22} + \frac{1}{R_{x2}}\right)(-V_2) + \Delta I_{22}.
$$
 (4)

Equations [\(3](#page-6-1)) and [\(4](#page-6-2)) prove that the parasitic conductivities of the *p-* and *n-*terminals are given by the transconductances of OTAs No. 1 and 2, increased by parasitic conductances $1/R_{x1}$ and $1/R_{x2}$. In addition, the corresponding input characteristics (input current versus input voltage) show current offsets which are caused by the offset parameters of OTas No. 1 and 2.

Utilizing formula [\(2](#page-6-3)), the following equation for I_z can be derived from Fig. [3:](#page-6-0)

$$
I_z = \alpha_p I_p - \alpha_n I_n + \Delta I_z,\tag{5}
$$

where the current transfers α_p and α_n , and the current offset ΔI_z are given by the formulas

$$
\alpha_p = \frac{1}{1 + \frac{R_z}{R_{x3}}} \frac{g_{m,12}}{g_{m,11} + \frac{1}{R_{x1}}},\tag{6}
$$

$$
\alpha_n = \frac{1}{1 + \frac{R_z}{R_{x3}}} \frac{g_{m,22}}{g_{m,21} + \frac{1}{R_{x2}}},\tag{7}
$$

$$
\Delta I_z = \frac{g_{m,12}(\Delta V_{11} - \Delta V_{12}) + g_{m,22}(\Delta V_{21} - \Delta V_{22})}{1 + \frac{R_z}{R_{x3}}}.
$$
(8)

Equations [\(6](#page-7-0)) and [\(7](#page-7-1)) indicate that even if the parasitic resistances approached infinite values, the current transfers α_p and α_n can differ from their ideal unity values due to possible differences in the transconductances from OTA voltage input to individual current outputs. To eliminate this effect, the values of these transconductances should be as close as possible. The offset of current I_z is given by a linear combination of four offset voltages, multiplied by the corresponding transconductances. For fixed values of the offset voltages, the designer can decrease this offset only by decreasing the transconductances.

The currents of the final OTA stage of the CDTA in Fig. [3,](#page-6-0) namely *I*31*,I*32, and *I*33, can be evaluated as follows:

$$
I_{31} = \frac{g_{m,31}}{1 + g_{m,31}R'_{\text{set}}}V_z + \frac{g_{m,31}}{1 + g_{m,31}R'_{\text{set}}} \Delta V_{31},\tag{9}
$$

$$
I_{32} = \frac{g_{m,32}}{g_{m,31}} I_{31} + g_{m,32} (\Delta V_{32} - \Delta V_{31}),
$$
\n(10)

$$
I_{33} = \frac{g_{m,33}}{g_{m,31}} I_{31} + g_{m,33} (\Delta V_{33} - \Delta V_{31}), \tag{11}
$$

where

$$
R'_{\text{set}} = \frac{R_{\text{set}} R_{x3}}{R_{\text{set}} + R_{x3}}.\tag{12}
$$

If $R_{x-} \ll R_{x5}$ and $R_{x+} \ll R_{x6}$, then [\(10](#page-7-2)) and ([11\)](#page-7-3) can also be used for evaluating the output currents I_{x-} and I_{x+} . Otherwise, these currents are attenuated via current dividers.

It can be seen from [\(9](#page-7-4)) that the transconductance of the CDTA can be adjusted via an external resistor, as described in [\(1](#page-3-1)). The large value of its resistance provides a low current offset. Equations (10) (10) and (11) (11) reveal that these g_m and offset values can be further modified from the position of currents $I_{x-} \approx I_{32}$ and $I_{x+} \approx I_{33}$: The transconductance modifications are due to a mismatch of $g_{m,31}$, $g_{m,32}$, and $g_{m,33}$; the offset modifications are described by the last right-hand parts of [\(10](#page-7-2)) and [\(11](#page-7-3)).

Fig. 4 DC curves I_z versus I_p or I_n , for $V_z = 0$

4 Simulation Results

The simulation results for the CDTA according to Fig. [2](#page-4-0) are given in Figs. [4](#page-8-0) through [9](#page-13-0), and its small-signal parameters are summarized in Table [2](#page-11-0).

Figure [4](#page-8-0) shows the I_z/I_p and I_z/I_n curves of the current differencing unit (CDU), simulated on the assumption of $V_z = 0$. Note that for negative input currents I_p and I_n , the boundary of linear operation is ca. −9 µA. The current offset ΔI_z is ca. -149 nA. For the bias point $I_p = I_n = 0$, the corresponding small-signal current gains are as follows: $\alpha_p = I_z/I_p = 0.985$, $\alpha_n = I_z/I_n = 1$. The frequency responses of these gains are given in Fig. [5](#page-9-0). The cutoff frequencies for the gains α_p and α_n are 17 MHz and 36 MHz, respectively.

The voltage-current characteristic of the *p*-terminal input gate of the CDTA is shown in Fig. [6.](#page-10-0) Identical results also hold for the *n*-terminal. Note that when the input current approaches a value of ca. $-9 \mu A$, the clipping property of this curve can cause a significant nonlinear distortion. However, the range of linear operation is suitable for many applications that need extra-low power consumption. For the

Fig. 5 Frequency responses of current gains I_z/I_p and I_z/I_n for $V_z = 0$

DC bias $I_p = 0$, the small-signal resistances R_p and R_n are 226.6 Ω . The frequency dependence of the impedances of the *p*- and *n*-terminals in Fig. [7](#page-11-1) shows that the above values are kept up to ca. 100 kHz. Then the impedances increase due to the frequency dependence of the OTA transconductances.

The I_x versus V_z curves in Fig. [8](#page-12-0) are analyzed for several values of the external resistance R_{set} . They clearly show the transconductance control via R_{set} as well as the effect of the linearization and increase of the dynamic range with increasing values of R_{set} . A detailed analysis also confirms the conclusion from Sect. [3](#page-5-0) that the current offset is decreasing with increasing values of R_{set} . For $R_{\text{set}} = 10 \text{ k}\Omega$, the offset current is only −154 nA. Figure [9](#page-13-0) shows the frequency dependences of *gm,*set and of the *x*and *z*-terminal impedances. The transconductance bandwidth increases with increasing *R*_{set}. For example, *R*_{set} = 10 kΩ yields $g_{m,\text{set}} \approx 99$ μA/V and the −3 dB cutoff frequency is approximately 1.1 MHz. The frequency dependence of the *z*-terminal impedance shows the value 262 k Ω , with a -3 dB cutoff frequency of about 2 MHz. The low-frequency x -terminal resistance is ca. 1.2 $M\Omega$. The small-signal parameters of the CDTA are summarized in Table [2](#page-11-0).

Fig. 6 DC curve V_p versus I_p for evaluating small-signal input resistance of the *p*-terminal. For the *n*-terminal, the result is identical

5 Application Example of Bulk-Driven CDTA

To demonstrate the functionality of the proposed bulk-driven CDTA, the low-voltage low-power transadmittance filter [\[2](#page-16-3)] in Fig. [10](#page-14-0), transforming the input current *I*in into output voltage V_{out} , was designed and simulated. Since R_1 and R_2 are virtually grounded via the low-impedance *p* and *n* inputs of the CDTA, the filter behaves as a conventional ladder filter on the assumption that the CDTA together with C_L and R_{set} simulates the floating inductor, connected in parallel to C_2 . The latter statement follows from the fact that I_x currents are proportional to the z -terminal voltage, and that this voltage is caused by the difference current $I_p - I_n$, which flows through C_L :

$$
I_x = g_{m, \text{set}} V_z = g_{m, \text{set}} \frac{I_p - I_n}{sC_L} = g_{m, \text{set}} \frac{V_{x-}/R_1 - V_{x+}/R_2}{sC_L}.
$$
 (13)

Fig. 7 Frequency dependence of the impedances of *p*- and *n*-terminals

Fig. 8 DC characteristics of OTA No. 3 with *R*set linearization and transconductance control

For symmetrical termination of the filter, i.e., if

$$
R_1 = R_2 = R,\tag{14}
$$

[\(13](#page-10-1)) can be simplified to the form

$$
I_x = \frac{V_{x-} - V_{x+}}{sL},
$$
\n(15)

where

$$
L = \frac{C_L R}{g_{m,\text{set}}}.\tag{16}
$$

In other words, the CDTA simulates a floating inductor with the inductance defined by [\(16](#page-12-1)). The component values in Fig. [10](#page-14-0) were designed for the low-pass ladder filter according to Cauer approximation, with a -3 dB cutoff frequency of 50 kHz, a passband ripple of 2 dB, and an attenuation of 40 dB for frequencies above 110 kHz.

The frequency response in Fig. [11](#page-14-1) simulated in PSpice is in good agreement with the response of the ideal passive RCL ladder filter. The low-frequency transimpedance is $R/2 = 5 \text{ k}\Omega$.

In order to verify the transient behavior of the proposed filter, a steady-state transient analysis was performed under filter excitation by a sinusoidal current source

Fig. 9 Frequency responses of transconductances, *x*- and *z*-terminal impedances

Fig. 11 Simulated frequency response of the filter from Fig. [10](#page-14-0) and its comparison with the characteristic of an ideal ladder filter

with an amplitude of 15 μ A and a frequency of 10 kHz. The total harmonic distortion (THD) of the output waveform in Fig. [12](#page-15-0) labeled "CDTA implementation" is 0.36%. The Fourier analysis also reveals a DC offset voltage of about −1*.*78 mV.

Fig. 12 Steady-state transient analysis with 15 µA/10 kHz sinusoidal input current

The DC V_{out} versus I_{in} characteristic in Fig. [13](#page-16-9) clearly shows the limits of linear operation of the filter, which can be approximately described as follows: $abs(I_{in})$ < 18 μ A, abs(V_{out}) < 95 mV. The above-mentioned DC offset is also evident.

Note that the total power dissipation of the filter is $144 \mu W$.

6 Conclusion

This paper demonstrates a way of applying the principle of a bulk-driven MOS transistor to the design of a low-voltage low-power current differencing transconductance amplifier. The main advantages of bulk-driven devices are extra-low supply voltages and power consumption. These features are achieved at the cost of lower bandwidth. That is why the proposed CDTA can be useful in applications in devices for frequency ranges of up to hundreds of kilohertz, where an extra-low power consumption is required. PSpice simulations of the bulk-driven CDTA designed in the 0.25 µm CMOS technology confirm the theoretical analyses.

Fig. 13 DC analysis with input current swept from $-25 \mu A$ to $+25 \mu A$

References

- 1. C. Acar, S. Õzoguz, A new versatile building block: current differencing buffered amplifier. Microelectron. J. **30**, 157–160 (1999)
- 2. D. Biolek, CDTA—building block for current-mode analog signal processing, in *Proc. ECCTD'03*, Krakow, Poland (2003), pp. 397–400
- 3. D. Biolek, R. Senani, V. Biolkova, Z. Kolka, Active elements for analog signal processing: classification, review, and new proposals. Radioengineering **17**, 15–32 (2008)
- 4. D. Biolek, E. Hancioglu, A.Ü. Keskin, High-performance current differencing transconductance amplifier and its application in precision current-mode rectification. AEÜ, Int. J. Electron. Commun. **62**(2), 92–96 (2008)
- 5. D. Biolek, V. Biolková, Allpass filter employing one grounded capacitor and one active element. Electron. Lett. **45**(16), 807–808 (2009)
- 6. B.J. Blalock, P.E. Allen, G.A. Rincon-Mora, Designing 1V Op Amps using standard digital CMOS technology. IEEE Trans. Circuits Syst. II **45**(7), 769–780 (1998)
- 7. J.M. Carrillo, G. Torelli, R. Perez-Aloe, F. Duque-Carrillo, 1-V rail-to-rail bulk-driven CMOS OTA with enhanced gain and gain-bandwidth product, in *Proc. ECCTD 2005*, Cork, Ireland (2005), pp. 261–264
- 8. J.J. Chen, H.W. Tsao, C. Chen, Operational transresistance amplifier using CMOS technology. Electron. Lett. **28**(22), 2087–2088 (1992)
- 9. L.H. Ferreira, An ultra low-voltage ultra low power rail-to-rail CMOS OTA Miller, in *Proc. 2004 IEEE Asia-Pacific Conference on Circuits and Systems*, Taiwan (2004), pp. 953–956
- 10. G. Ferri, N.C. Guerrini, *Low-Voltage Low-Power CMOS Current Conveyors* (Kluwer Academic, Dordrecht, 2003)
- 11. Y. Haga, I. Kale, Bulk-driven flipped voltage follower, in *Proc. IEEE ISCAS*. Taipei, Taiwan (2009), pp. 2717–2720
- 12. W. Jaikla, M. Siripruchyanun, J. Bajer, D. Biolek, A simple current-mode quadrature oscillator using single CDTA. Radioengineering **17**(4), 33–40 (2008)
- 13. A.Ü. Keskin, D. Biolek, Current mode quadrature oscillator using current differencing transconductance amplifiers (CDTA). IEE Proc., Circuits Devices Syst. **153**(3), 214–218 (2006)
- 14. A.Ü. Keskin, D. Biolek, E. Hancioglu, V. Biolková, Current-mode KHN filter employing current differencing transconductance amplifiers. AEÜ, Int. J. Electron. Commun. **60**(6), 443–446 (2006)
- 15. A. Khateb, Low-voltage low-power bulk-driven CMOS current conveyors. J. Electron. Horizon. **61**(3), 7–10 (2005)
- 16. A. Kumar, G.K. Sharma, Bulk driven circuits for low voltage applications. J. Act. Passive Electron. Device **8**, 237–245 (2009)
- 17. A. Lahiri, New current mode quadrature oscillators using CDTA. IEICE Electron. Express **6**(3), 135– 140 (2009)
- 18. A. Lahiri, Novel voltage/current-mode quadrature oscillator using current differencing transconductance amplifier. Analog Integr. Circuits Signal Process. **32**(2), 199–203 (2009)
- 19. K.R. Laker, W. Sansen, *Design of Analog Circuits and Systems* (McGraw-Hill, New York, 1994), pp. $1 - 12$
- 20. K. Lasanen, E. Räisänen-Ruotsalainen, J. Kostamovaara, A 1-V 5 µW CMOS-Opamp with bulkdriven input transistors, in *Proc. IEEE MWSCAS'00*, Lansing, MI (2000), pp. 1038–1041
- 21. G.K. Lim, T.H. Teo, A low-power low-voltage amplifier for heart rate sensor, in *Proc. APCCAS 2006*, Singapore (2006), pp. 502–505
- 22. L. Yu-Lung, Y. We-Bin, C. Ting-Sheng, C. Kuo-Hsing, Designing an ultralow-voltage phase-locked loop using a bulk-driven technique. IEEE Trans. Circuits Syst. II **56**(5), 339–343 (2009)
- 23. F. Maloberti, *Analog Design for CMOS VLSI Systems* (Kluwer Academic, Dordrecht, 2003)
- 24. S.-W. Pan, C.-C. Chuang, C.-H. Yang, Y.-S. Lai, A novel OTA with dual bulk-driven input stage, in *Proc. ISCAS 2009*, Taipei, Taiwan (2009), pp. 2721–2724
- 25. D. Prasad, A.K. Singh, Universal current-mode biquad filter using dual output current differencing transconductance amplifier. AEÜ, Int. J. Electron. Commun. **63**(6), 497–501 (2009)
- 26. D. Prasad, D.R. Bhaskar, A.K. Singh, Realisation of single-resistance-controlled sinusoidal oscillator: a new application of the CDTA. WSEAS Trans. Electron. **5**(6), 257–259 (2008)
- 27. G. Raikos, S. Vlassis, 0.8 V bulk-driven operational amplifier. Analog Integr. Circuits Signal Process. **63**(3), 425–432 (2010)
- 28. J. Rosenfeld, M. Kozak, E.G. Friedman, A bulk-driven CMOS OTA with 68 dB DC gain, in *Proc. ICECS 2004*, Tel Aviv, Israel (2004), pp. 5–8
- 29. W. Sansen, Analog design challenges in nanometer CMOS technologies, in *Proc. IEEE Asian Solid-State Circuits Conference*, Jeju, Korea (2007), pp. 5–9
- 30. A. Sedra, K.C. Smith, A second generation current conveyor and its application. IEEE Trans. Circuit Theory **CT-17**, 132–134 (1970)
- 31. M. Siripruchyanun, W. Jaikla, CMOS current-controlled current differencing transconductance amplifier and applications to analog signal processing. AEÜ, Int. J. Electron. Commun. **62**(4), 277–287 (2008)
- 32. M. Siripruchyanun, W. Jaikla, A current-mode analog multiplier/divider based on CCCDTA. AEÜ, Int. J. Electron. Commun. **62**(3), 223–227 (2008)
- 33. W. Tangsrirat, W. Surakampontorn, Systematic realization of cascadable current-mode filters using current differencing transconductance amplifiers. Frequenz **60**(11–12), 241–245 (2006)
- 34. W. Tangsrirat, T. Dumawipata, W. Surakampontorn, Multiple-input single-output current-mode multifunction filter using current differencing transconductance amplifiers. AEÜ, Int. J. Electron. Commun. **61**(4), 209–214 (2007)
- 35. W. Tangsrirat, W. Tanjaroen, Current-mode multiphase sinusoidal oscillator using current differencing transconductance amplifiers. Circuits Syst. Signal Process. **27**, 81–93 (2008)
- 36. W. Tangsrirat, W. Tanjaroen, T. Pukkalanun, Current-mode multiphase sinusoidal oscillator using CDTA-based allpass sections. AEÜ, Int. J. Electron. Commun. **63**(7), 616–622 (2009)
- 37. W. Tangsrirat, T. Pukkalanun, Structural generation of two integrator loop filters using CDTAs and grounded capacitors. Int. J. Circuit Theory Appl. (2009). doi:[10.1002/cta.616](http://dx.doi.org/10.1002/cta.616). Published online 10 Jul 2009
- 38. W. Tanjaroen, T. Dumawipata, T.S. Unhavanich, W. Tangsrirat, W. Surakampontorn, Design of current differencing transconductance amplifier and its application to current-mode KHN biquad filter, in *Proc. ECTI-CON 2006*, Thailand (2006)
- 39. C. Toumazou, F.J. Lidgey, D.G. Haigh, *Analogue IC Design: The Current Mode Approach* (Peter Peregrinus Ltd., Stevenage, 1990)
- 40. A. Uygur, H. Kuntman, Seventh-order elliptic video filter with 0.1 dB pass band ripple employing CMOS CDTAs. AEÜ, Int. J. Electron. Commun. **61**(5), 320–328 (2007)
- 41. A. Uygur, H. Kuntman, A. Zeki, Multi-input multi-output CDTA-based KHN filter, in *Proc. ELECO 2005*, Bursa, Turkey (2005), pp. 46–50
- 42. A. Uygur, H. Kuntman, Low-voltage current differencing transconductance amplifier in a novel allpass configuration, in *Proc. MELECON'06*, Spain (2006), pp. 23–26
- 43. S. Vlassis, G. Raikos, Bulk-driven differential voltage follower. Electron. Lett. **45**(25), 1276–1277 (2009)
- 44. Z. Zhu, J. Mo, Y. Yang, A low voltage bulk-driving PMOS cascode current mirror. J. Circuits Syst. Comput. **12**(2), 30–33 (2007)