

Automatic Synthesis of VFs and VMs by Applying Genetic Algorithms

Esteban Tlelo-Cuautle · Miguel-Aurelio Duarte-Villaseñor · Ivick Guerra-Gómez

Received: 7 March 2007 / Revised: 11 September 2007 / Published online: 17 April 2008
© Birkhäuser Boston 2008

Abstract An automatic synthesis method is introduced to design voltage followers (VFs) and voltage mirrors (VMs) by performing evolutionary operations. It is shown that the nullor element is useful to introduce a new genetic representation to codify the behavior of the VF by a chromosome divided by four genes: small-signal (genSS), synthesis of the nullor by MOSFET (genSMos), bias (genBias), and synthesis of current mirrors (genCM). Further, it is shown that the behavior of the VM can be codified by evolving the chromosome of the VF. The proposed synthesis method uses SPICE to evaluate the fitness of the VF and VM. Finally, we show the synthesis of several VFs and VMs which are designed using standard CMOS technology of 0.35 μm. The applications and evolution of the VF and VM to synthesize more complex devices such as current conveyors (CCs) and inverting CCs are briefly discussed.

Keywords Evolutionary electronics · Genetic algorithms · Circuit synthesis · VF · VM · Nullor

1 Introduction

Analog circuit design is very amenable to evolutionary techniques [10, 20], where in contrast to digital design, there is no solid set of design rules or procedures to automate analog circuit synthesis [14, 16, 17, 24, 27, 31, 32]. As already shown in [10, 14, 16, 17, 20, 24, 32], analog synthesis is a challenging problem because the analog design process is characterized by a combination of experience and intuition, and requires creativity to deal with the large number of free parameters and the sometimes

E. Tlelo-Cuautle (✉) · M.-A. Duarte-Villaseñor · I. Guerra-Gómez
Department of Electronics, INAOE, Luis Enrique Erro No. 1, Tonantzintla, Puebla 72840, Mexico
e-mail: etlelo@inaoep.mx

E. Tlelo-Cuautle
e-mail: etlelo@ieee.org

obscure interactions between them. Furthermore, genetic algorithms (GAs) are quite useful for analog synthesis. They start from high-level descriptions and operate on the principle of “survival of the fittest,” so that they have the capability to generate new design solutions from a population of existing solutions, discarding the solutions which have an inferior performance or fitness.

Actually, in [16] there is introduced a new kind of genetic representation called analog genetic encoding (AGE), which permits the simultaneous evolution of the topology and sizing of the networks. In [24] and [17] it is given a solution for analog and radio frequency (RF) circuit sizing optimization problems, and a SPICE-based multi-objective evolutionary algorithm for sizing analog blocks. To reduce the search space, the method in [32] starts with idealized elements which are replaced by metal oxide semiconductor field-effect transistors (MOSFETs). Following this direction, this work introduces a novel genetic representation to synthesize analog circuits from high-level descriptions using nullors [15], and a refinement process is executed to synthesize complementary metal oxide semiconductor (CMOS) compatible voltage followers (VFs) and voltage mirrors (VMs) by exploiting their regularity, symmetry and modularity.

As already shown in [15], the nullator, the norator and the nullor are pathological elements which have been quite useful for the development of novel analysis, synthesis and design methodologies, and they can be used to represent a wide variety of different active devices [21]. For instance, the nullator (O) can be used to describe the ideal behavior of the VF [27], and the norator (P) to describe the current follower (CF) [31]. The interconnection of a VF with either a CF or current mirrors (CMs) generates current conveyors (CCs) [2, 15, 21–23, 25, 31]. On the other hand, Os and Ps fail to represent the positive type second-generation CC (CCII+) and the inverting CC (ICC) [3]. Therefore, to derive the nullor representation of the CCII+ and ICC, the VM and the CM were introduced in [4, 33, 34].

The VF, CF, VM and CM find applications in filtering [3, 4, 33, 34], and single resistance controlled oscillators (SRCOs) [11, 26]. The combination of a VF with CMs generates the CCII+, and it can be cascaded with a VF to design a current feedback operational amplifier (CFOA) [5, 6]. The ICCs are derived by using the VM [3], and they can be used to implement filters [7, 13, 18] and oscillators [28]. Henceforth, this paper introduces an automatic synthesis method to design VFs and VMs by applying GAs.

2 Genetic Representation of the VF and VM

The proposed GA highlights the usefulness of the nullor to codify the behavior of the VF. In Fig. 1 are shown three descriptions of the VF using one, two and four Os [27, 31]. In Fig. 2 are shown the three combinations to form O–P pairs, which are synthesized by MOSFETs as shown in Fig. 2(d).

The generation of an O–P pair can be codified by two bits to create the small-signal gene (genSS) described in Table 1. The combinations 00 and 11 are referred to Fig. 2(a), where 00 means that during the synthesis of the O–P pair, the source (S) of the MOSFET is associated to node i, while 11 means association to node j. The




Fig. 1 Modeling the ideal behavior of the VF using nullators




Fig. 2 Addition of a P-element: (a) Between nodes i and j , (b) at node i , and (c) at node j . (d) Synthesis of an O-P pair by a MOSFET

Table 1 Codification of genSS from Fig. 2

	a0	a1	Union
0	0	0	Node i (Fig. 2(a))
0	1	1	Node i (Fig. 2(b))
1	0	0	Node j (Fig. 2(c))
0	0	0	Node j (Fig. 2(a))

synthesis of an O-P pair by a MOSFET can be codified using one bit to create the gene for synthesis of the MOSFET (genSMos), which describes the kind of transistor. Thus, when genSMos = ‘0’ the O-P pair is synthesized by an N-MOSFET, and when genSMos = ‘1’ by a P-MOSFET.

The addition of biases generates four combinations in each P element, which can be codified by two bits to create the bias gene (genBias), as described in Table 2. The combination 00 means that the drain (D) of the MOSFET is connected to Vdd, while a current bias (Iss) is connected between S and Vss. For the combination 01, D is connected to Vss, and a current bias (Idd) is connected between Vdd and S. For 10, Idd is between Vdd and D, and Iss is between S and Vss. 11 is similar to 10 by interchanging Iss and Idd.

Finally, the gene for synthesis of CMs (genCM) codifies the synthesis of Idd and Iss by CMs. For instance, if four CMs are available genCM has two bits: 00 for simple, 01 for simple cascode, 10 for Wilson, and 11 for improved Wilson CM.


From Table 3, 22 bits are used to codify a VF from Fig. 1(c). In Fig. 3(a) is shown the description of genSS and genBias for the combination 560828. In Fig. 3(b) is shown genSMos and genCM. As a result, the genetic representation for Fig. 3(b) is

Table 2 Addition of current biases

genBias	genBias	Connection	Connection
a3	a4	Drain	Source
0	0	Vdd	Iss
0	1	Vss	Idd
1	0	Idd	Iss
1	1	Iss	Idd

Table 3 Number of bits for each VF-chromosome consisting of four genes

#MOSFETs	genSS	genSMos	genBias	genCM	Chromosome
1	2	1	2	2	7 bits
2	4	2	4	2	12 bits
4	8	4	8	2	22 bits


**Fig. 3** (a) Description of a VF from Fig. 1(c), and (b) synthesis of the O–P pairs by MOSFETs, and of the current biases by simple CMs

codified by (1).

$$\text{Chromosome}_{\text{VF}} = \underbrace{00100010}_{\text{genSS}} \underbrace{0011}_{\text{genSMos}} \underbrace{10101111}_{\text{genBias}} \underbrace{00}_{\text{genCM}} \quad (1)$$

The topological description of a generic VM is shown in Fig. 4 [3, 7, 13, 18, 28], where it is appreciated that the VF is embedded within two complementary MOSFETs. Furthermore, the genetic representation of the VM increments (1)

Fig. 4 VM description with (a) N-MOSFET and (b) P-MOSFET as the input



by one bit to describe if the input is connected to the MOSFET N or P. In this manner, a gene of inversion (genInv) is added to Table 3 to codify the VM as shown by (2).

$$\text{Chromosome}_{\text{VM}} = \underbrace{00100010}_{\text{genSS}} \underbrace{0011}_{\text{genSMos}} \underbrace{10101111}_{\text{genBias}} \underbrace{00}_{\text{genCM}} \underbrace{1}_{\text{genInv}} \quad (2)$$

3 Proposed Synthesis System

The proposed GA is sketched in Fig. 5. It begins with the creation of random solutions described by (1) to synthesize VFs, or (2) to synthesize VMs, called the initial population (spontaneous generation). This generation and the subsequent ones are evaluated three times. First, the initial population is passed through a first fitness which selects individuals whose input or output port is not connected to Vdd or Vss [27]. If an individual accomplishes this fitness, it is a valid VF topology and then the system decodes genSS, genSMos and genBias to generate a SPICE netlist (File 1) by adding the standard CMOS technology of 0.35 μm. If any topology is valid, the system generates a new population. MOSFETs are sized using [30], and the VFs are evaluated using SPICE.

A second selection is performed to select the VFs accomplishing Fitness 1 given by (3), where $k1$ can be provided by the user and its default value is 0.7. Again, if any VF is selected the system eliminates drastically all individuals and creates a new generation. If a VF is selected, the system decodes genCM by synthesizing all current biases (Id and Iss) by CMs to generate a SPICE netlist (File 2). MOSFETs of the CMs are sized using [30] to evaluate the VF at the full transistor level using SPICE.

$$V_o > k1 \times V_i \quad (3)$$

Finally, a third selection is performed to select the VFs accomplishing Fitness 2 given by (4). Again $k2$ can be provided by the user and its default value is 0.9. If at least one CMOS VF accomplishes (4), the system finishes its search, i.e. it evaluates by




Fig. 5 Flow graph of the proposed synthesis system

elitism. Otherwise, crossover and mutation operations are performed to create a new generation.

$$V_o > k2 \times V_i \quad (4)$$

In the proposed GA, a VF is codified with ordered genes (genSS, genSMos, genBias, genCM). Therefore, if the parent VFs consist of (genSS1, genSM1, genB1, genCM1) and (genSS2, genSM2, genB2, genCM2), the standard ‘one-point crossover’ operation creates 14 new individuals [10]. However, to preserve an average number of individuals in the current population, only 2 to 4 new chromosomes are created by applying equal probability. Further, a chromosome is mutated randomly by changing the value of one bit. Also, in some cases after the crossover operation, some individuals do not have variation with the mutation operation.





Fig. 6 Three known VFs synthesized from Fig. 1(c)

Fig. 7 Frequency response of the VFs from Fig. 6



4 Synthesis of VFs and VMs

The execution of the proposed GA beginning from Fig. 1(c) generates the three known CMOS VFs shown in Fig. 6. In each VF is shown its corresponding number of combinations. The VF in Fig. 6(a) has been used in [8, 9, 19, 30], the VF in Fig. 6(b) in [3], and the one in Fig. 6(c) in [5, 6] in its bipolar version to design the CCII+ and the CFOA.

When the sizes are $(W/L) = 30$ for all N-MOSFETs and 50 for all P-MOSFETs, with $L = 1.4 \mu\text{m}$, the frequency response is shown in Fig. 7. The gain below 0.7 corresponds to Fig. 6(c). However, when the bulk of M1–M4 has been connected to its corresponding source terminal, the gain is enhanced above 0.95. In this manner, these three VFs were selected when $k_1 = 0.65$ and $k_2 = 0.95$ in (3) and (4), respectively.

By beginning from Fig. 1(c), six new VFs are shown in Fig. 8. Table 4 shows the characteristics of the nine VFs simulated with $V_{dd} = 1.65$, $V_{ss} = -1.65$, and $I_{ref} = 100 \mu\text{A}$ and using a load capacitor of 0.1 pF. The sizes are: $L = 1.4 \mu\text{m}$, $(W/L) = 30$

Table 4 SPICE simulation results for the VFs in Figs. 6 and 8

VF	560828	2241512	2794892	110381	1369000	1633983	1715676	2959967	3711904
Chromosome									
Gain	0.968	0.907	0.968	1.326	0.973	0.937	0.948	0.744	0.971
BW MHz	449	313	572	37	241	20	120	4	337
Rin Ω	30.695k	1E+20	1E+20	32.154k	31.548k	354.341k	316.68k	3.405M	36.441k
Rout Ω	972	2.74k	1.029k	2.891k	1.818k	13.601k	2.911k	128.568k	842
Power mW	1.67	1.66	1.658	1.308	1.516	1.642	1.485	1.317	1.721
Offset mV	3.78	25.2	-301	376	16.9	failed	34.7	failed	8.66
SettlingT ns	2.76	8.4	2.83	15.7	7.55	25.3	8.36	3.71	3.44
SlewRate $\frac{V}{\mu s}$	410	450	1700	86	180	350	6100	failed	4300
Dynamic	-0.517	-0.632	-0.339	-0.907	-0.655	-0.605	-0.652	0.374	-0.641
Range V	to 0.594	to 0.499	to 0.899	to 0.374	to 0.516	to 0.630	to 0.505	to 0.683	to 0.543
Noise $\frac{\mu V}{\sqrt{Hz}}$	175.508	289.837	200	218.59	214.183	773.65	390.907	324.78	204.607




Fig. 8 Six new VFs synthesized from Fig. 1(c)

for all N-MOSFETs and 50 for all P-MOSFETs. By setting $k1 = 0.65$ and $k2 = 0.74$ the best VF is the individual 560828.

The behavior of the useful VFs can be optimized for high-frequency applications using the method introduced in [8, 19], and in noise by applying the method given in [9]. Most important is the fact that the VFs can be evolved to design VMs. When the GA is forced to synthesize VMs using the VFs in Fig. 6 and Fig. 8, the SPICE simulation results using the description from Fig. 4(a) are shown in Table 5. In this case, $(W/L) = 54$ for MINV1 and $(W/L) = 418$ for MINV2, with $L = 1.4 \mu\text{m}$, but now the Fitness 1 and 2 given by (3) and (4) are modified to $V_o < k1 \times V_i$ and $V_o < k2 \times V_i$, respectively. Therefore, $k1 = -0.7$ and $k2 = -0.94$. From Table 5, the practical VMs are the individuals embedding the VFs 560828, 2241512, 110381, 1369000, 1715676 and 3711904. All these six VMs improved BW, Rin, Rout and noise, so that the better VMs embed the VFs 1715676 and 3711904, and since from Table 4 the individual 2959967 has bad SPICE characteristics, it is not suitable to evolve to a VM. Most importantly, as introduced in Sect. 1, the VFs and VMs can be evolved to design practical CCs, like the ones synthesized in [1], by applying GAs.

Table 5 SPICE simulation results for the VMs from Fig. 4(a)

Embedded VF	560828	2241512	2794892	110381	1369000	1633983	1715676	2959967	3711904
Chromosome									
Gain	-0.940	-0.970	-0.889	-1.01	-0.978	-0.968	-0.986	-0.209 μ	-0.963
BW MHz	571	566	560	295	438	28	498	failed	646
Rin Ω	1E+20	1E+20							
Rout Ω	57.9	89.3	148	356	332	3286	128	2061	42.2
Power mW	10.628	10.656	10.203	10.413	10.364	10.62	10.325	3.088	10.722
Offset mV	-0.193	-0.193	-0.182	-0.206	-0.169	-0.192	-0.164	failed	-0.198
SettlingT ns	16.8	11.2	9.4	25.2	11	8.7	13.4	failed	7.21
SlewRate $\frac{V}{\mu s}$	65	130	55	49	100	200	90	failed	190
Dynamic	-0.583	-0.667	-0.459	-0.819	-0.667	-0.776	-0.662	0.408	-0.672
Range V	to 0.480	to 0.456	to 0.498	to 0.533	to 0.441	to 0.508	to 0.511	to 0.591	to 0.477
Noise $\frac{\mu V}{\sqrt{Hz}}$	111.11	112.481	123.087	81.392	92.348	339.789	113.441	110640	125.47

From the characteristics shown in Table 4, the ordering from the best to the worst synthesized VF is: 560828, 3711904, 2794892, 2241512, 1369000, 1715676, and 110381. They can be used to design CCs [2, 19], and input stages for CFOAs [12]. In fact, in [12] the VFs 560828 and 2794892, shown in Fig. 6(a) and (c), were used in its bipolar version. Finally, from the characteristics shown in Table 5, the ordering from the best to the worst synthesized VM embeds the VFs: 3711904, 1715676, 1369000, 560828, 2241512, 2794892, and 110381. They can be used, e.g., to design novel ICCs [29].

5 Conclusions

An automatic system has been introduced to synthesize VFs and VMs by GAs. The system was programmed in MATLAB, and it interfaces with SPICE to evaluate the behavior of the VFs and VMs by using standard CMOS technology of $0.35\text{ }\mu\text{m}$. The main contribution is the introduction of a new genetic representation of unity-gain cells (VFs and VMs, for instance), using the ideal properties of the nullator (O) and norator (P). In this manner, a CMOS VF topology was codified by using four kinds of genes: genSS, genSMos, genBias and genCM, as shown by (1). Furthermore, a CMOS VM topology was codified by augmenting the length of (1) by one bit associated to genInv, as described by (2). The proposed GA evaluates three fitness functions: valid topologies, valid biased topologies using (3), and valid CMOS topologies using (4). At each evaluation a new population may be created, but the system finishes its search process when a CMOS VF accomplishes the third fitness, i.e. when $V_o < k \times V_i$ for VFs, and $V_o < k \times V_i$ for VMs, where k can be provided by the user. Three known VFs were synthesized and six new VFs were created. The characteristics of the nine VFs were computed using SPICE. The VFs were evolved to synthesize VMs, so that practical VM topologies were derived. Finally, from the results provided in Tables 4 and 5, one can decide on the suitability of the proposed GA to synthesize VFs and VMs, which are practical for analog signal processing applications.

Acknowledgement This work is supported by CONACyT/MEXICO under project number 48396-Y.

References

1. V. Aggarwal, Novel canonic current mode DDCC based SRCO synthesized using a genetic algorithm. *Analog Integr Circ Sig Process*, Vol. 40, pp. 83–85, 2004.
2. A. Arbel, Towards a perfect CMOS CCII. *Analog Integr Circ Sig Process*, Vol. 12, pp. 119–132, 1997.
3. A. Awad, A. M. Soliman, Inverting second generation current conveyors: the missing building blocks, CMOS realizations and applications. *International Journal of Electronics*, Vol. 86, No. 4, pp. 413–432, 1999.
4. A. Awad, A. M. Soliman, On the voltage mirrors and the current mirrors. *Analog Integr Circ Sig Process*, Vol. 2, pp. 79–81, 2002.
5. D. F. Bowers, A precision current-feedback operational amplifier. *IEEE Bipolar Circuits and Technology Meeting (BCTM)*, pp. 68–70, 1988.
6. D. F. Bowers, Applying current feedback to voltage amplifier. *IEE circuits and systems publication*, London: Peter Peregrinus, pp. 569–595, 1990, chapter 16.

7. H. P. Chen, M. T. Lin, W. S. Yang, Novel first-order non-inverting and inverting output of all-pass filter at the same configuration using ICCII. *IEICE Transactions on Electronics*, Vol. E89-C, No. 6, pp. 865–867, 2006.
8. M. Fakhfakh, M. Loulou, N. Masmoudi, Optimizing performances of switched current memory cells through a heuristic. *Analog Integr Circ Sig Process*, Vol. 50, No. 2, pp. 115–126, 2007.
9. M. Fakhfakh, M. Loulou, N. Masmoudi, C. Sánchez-López, E. Tlelo-Cuautle, Symbolic noise figure analysis of CCII. *Fourth International Multi-Conference on Systems, Signals & Devices*, Vol. IV, Hammamet, Tunisia, March 19–22, 2007.
10. J. B. Grimbleby, Automatic analogue circuit synthesis using genetic algorithms. *IEE Proc. Circuits, Devices and Systems*, Vol. 147, No. 6, pp. 319–323, 2000.
11. S. S. Gupta, R. Senani, New single-resistance-controlled oscillator configurations using unity-gain cells. *Analog Integr Circ Sig Process*, Vol. 6, pp. 111–119, 2006.
12. K. Hayatleh, A. A. Tammam, B. L. Hart, Novel input stages for current feedback operational amplifiers. *Analog Integr Circ Sig Process*, Vol. 50, pp. 163–183, 2007.
13. M. A. Ibrahim, H. Kuntman, S. Ozcan, O. Suvak, O. Cicekoglu, New first-order inverting-type second-generation current conveyor-based all-pass sections including canonical forms. *Journal: Electrical Engineering*, Vol. 86, No. 5, pp. 299–301, 2004.
14. J. R. Koza, L. W. Jones, M. A. Keane, M. J. Streeter, S. H. Al-Sakran, Toward automated design of industrial-strength analog circuits by means of genetic programming, *Genetic Programming Theory and Practice II*, pp. 121–142, 2004.
15. P. Kumar, R. Senani, Bibliography on nullors and their applications in circuit analysis, synthesis and design. *Analog Integr Circ Sig Process*, Vol. 33, pp. 65–76, 2002.
16. C. Mattiussi, D. Floreano, Analog genetic encoding for the evolution of circuits and networks. *IEEE Transactions on Evolutionary Computation*, 2006. doi:[10.1109/TEVC.2006.886801](https://doi.org/10.1109/TEVC.2006.886801).
17. T. McConaghy, P. Palmers, G. Gielen, M. Steyaert, Simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies. *IEEE DAC*, pp. 944–947, 2007.
18. S. Minaei, E. Yuce, O. Cicekoglu, ICCII-Based voltage-mode filter with single input and six outputs employing grounded capacitors. *Circuits, Systems and Signal Processing*, Vol. 25, No. 4, pp. 559–566, 2006.
19. S. B. Salem, M. Fakhfakh, D. S. Masmoudi, M. Loulou, P. Loumeau, N. Masmoudi, A high performances CMOS CCII and high frequency applications. *Analog Integr Circ Sig Process*, Vol. 49, No. 1, pp. 71–78, 2006.
20. Z. R. Salem, M. A. Pacheco, M. Vellasco, *Evolutionary Electronics: Automatic design of electronic circuits and systems by genetic algorithms*, New York: CRC Press, 2002
21. H. Schmid, Approximating the universal active element. *IEEE Trans. on Circuits and Systems II*, Vol. 47, No. 11, pp. 1160–1169, 2000.
22. A. S. Sedra, K. C. Smith, A second generation current conveyor and its application. *IEEE Trans. Circuit Theory*, Vol. 17, pp. 132–134, 1970.
23. A. S. Sedra, K. C. Smith, The current conveyor: A new circuit building block. *Proc. IEEE*, Vol. 56, pp. 1368–1369, 1968.
24. A. Soman, P. P. Chakrabarti, A. Patra, An evolutionary algorithm-based approach to automated design of analog and RF circuits using adaptive normalized cost functions. *IEEE Trans. Evolutionary Computation*, Vol. 11, No. 3, pp. 336–353, 2007.
25. J. A. Svoboda, Current conveyors, operational amplifiers and nullors. *IEE Proceedings, Part. G*, Vol. 136, pp. 317–322, 1989.
26. E. Tlelo-Cuautle, M. A. Duarte-Villaseñor, J. M. García-Ortega, C. Sánchez-López, Designing SR-COs by combining SPICE and Verilog-A. *International Journal of Electronics*, Vol. 94, No. 4, pp. 373–379, 2007.
27. E. Tlelo-Cuautle, D. Torres-Muñoz, L. Torres-Papaqui, On the computational synthesis of CMOS voltage followers. *IEICE Trans. on Fundamentals of Electronics, Communications and Computer Sciences*, Vol. E88-A, No. 12, pp. 3479–3484, 2005.
28. A. Toker, H. Kuntman, O. Cicekoglu, M. Discigil, New oscillator topologies using inverting second-generation current conveyors. *Turk J Elec Engin*, Vol. 10, No. 1, pp. 119–129, 2002.
29. A. Toker, A. Zeki, Tunable active network synthesis using ICCIIs. *International Journal of Electronics*, Vol. 94, No. 4, pp. 335–351, 2007.
30. D. Torres-Muñoz, E. Tlelo-Cuautle, Automatic biasing and sizing of CMOS analog integrated circuits. *IEEE MWSCAS*, pp. 915–918, 2005.
31. L. Torres-Papaqui, D. Torres-Muñoz, E. Tlelo-Cuautle, Synthesis of VFs and CFs by manipulation of generic cells. *Analog Integr Circ Sig Process*, Vol. 46, No. 2, pp. 99–102, 2006.

32. N. Unno, N. Fujii, Automated design of analog circuits accelerated by use of simplified MOS model and reuse of genetic operations. *IEICE Trans. Electron.*, Vol. E90-C, No. 6, pp. 1291–1298, 2007.
33. H. Y. Wang, S. H. Chang, Y. L. Jeang, C. Y. Huang, Rearrangement of mirror elements. *Analog Integr Circ Sig Process*, Vol. 49, pp. 87–90, 2006.
34. H. Y. Wang, C. T. Lee, C. Y. Huang, Characteristic investigation of new pathological elements. *Analog Integr Circ Sig Process*, Vol. 44, pp. 95–102, 2005.