# WORK FUNCTION MEASUREMENT OF TUNGSTEN POLYCIDE GATE STRUCTURES

T. J. Hwang\*, S. H. Rogers\*, and B. Z. Li\*\*

\*NCR Microelectronics, 1635 Aeroplaza Drive, Colorado Springs, Co. 80916

\*\*Department of Physics University of Colorado at Colorado Springs, Co. 80907

(Received November 5, 1982; revised February 28, 1983)

Three MOS gate structures; polysilicon, tungsten silicide and tungsten polycide, were fabricated and their workfunctions measured with the high frequency C-V technique. The work functions were 4.14 ev and 4.82 ev for phosphorus doped polysilicon and silicon-rich tungsten silicide, respectively. The tungsten polycide structure, however, showed a variance between 4.14 ev and 4.38 ev for different experiments. The polycide MOS device threshold was about 0.15 volt higher than that of polysilicon. Phosphorus out-diffusion and tungsten diffusion along polysilicon grain boundaries were postulated to explain this phenomenon.

Key Words: Work function, tungsten silicide, polycide, threshold voltage

# Introduction

The next generation VLSI circuits with higher speed and density require some alternative interconnect materials to polycrystalline silicon in order to decrease the RC time delay. Refractory metal silicides, including WSi<sub>2</sub>, MoSi<sub>2</sub>, TaSi<sub>2</sub> and TiSi<sub>2</sub> (1,2,3), are being considered as prospective<sup>2</sup> materials for VLSI interconnects due to their low resistivity and good process compatibility (4,5). Recently, the polycide gate structure, silicide on doped polysilicon, instead of the simpler silicide gate, has been proposed by Crowder et al.<sup>(6)</sup> because it can achieve relatively high conductivity while retaining polysilicon gate electrical characteristics.

Early proponents of the polycide structure made the assumption that the device threshold of polycide gate would not deviate from those of polysilicon gates. This requires that the work function of the lower polysilicon layer not be perturbed by the presence of the upper silicide layer. However, some recent reports observed a slight difference in threshold voltage between polycide and polysilicon gate devices (7,8). It is therefore of interest to study the work function of the polycide gate structure.

Three basic structures (polycide, polysilicon and silicide) have been fabricated and the work functions measured utilizing the high frequency C-V method described in the next section. The experimental results and discussion are given in a later section.

# Experimental Procedure

P-type <100> silicon wafers with ~17  $\Omega$ -cm resistivity were used as substrates to fabricate MOS capacitors. Three different gate structures were fabricated and tested in this experiment: (1) 5000Å phosphorus-doped polysilicon gate; (2) 3000Å to 4000Å tungsten silicide gate; (3) tungsten polycide gate with 1400Å to 4600Å phosphorusdoped polysilicon and 2500Å to 4000Å tungsten silicide.

All wafers were etched to bare silicon and then oxidized to a thickness of 2500Å at 1000°C. The wafers in each gate structure group were etched to produce a series of different gate oxide thicknesses in a buffered hydrofluoric acid solution. LPCVD polysilicon was deposited and then doped by phosphorus diffusion. The tungsten silicide film was deposited by co-sputtering from tungsten disilicide and silicon targets using a dual target S-gun sputtering system. The deposition rate was about 2Å/sec at 3.5 mTorr argon pressure. This co-sputtering process yields a silicon rich silicide film, WSi, where x is about 3. A silicon rich silicide film is used to establish good adhesion to the substrate<sup>(9)</sup>. A barrel etcher was used to

#### Work Function Measurement of Tungsten Polycide

delineate the gate areas using an  $SF_6/0_2$  plasma. Barrel etching was used because of its greater selectivity over oxide than planar etching<sup>(10)</sup>. The polysilicon gate wafers were annealed in  $0_2$  followed by  $N_2$  for a total of 30 min. at 1000°C. Wafers with tungsten silicide films were annealed with the same thermal cycle, but with  $N_2$  only. All wafers received a 30 min., 450°C anneal in forming gas. In two of the experiments a lµm field isolation oxide was grown before the gate oxide to eliminate the lateral effect during C-V measurement. One set of wafers had a layer of undoped oxide deposited, contact holes opened and followed by aluminum metallization.

High frequency (1MHz) C-V measurements were used to determine the work functions of different structures. Under thermal equilibrium, the flatband voltage  $V_{FB}$  of a MOS structure is given by

$$V_{FB} = V_{MS} - O^{t} i \frac{\rho(x)x}{\varepsilon_i \varepsilon_o} dx$$
(1)

where  $V_{MS}$  is the metal-semiconductor work function difference in volts,  $\rho(x)$  is the charge density distribution in the oxide, t. is the gate oxide thickness,  $\varepsilon$ . is the dielectric constant of SiO<sub>2</sub>, and  $\varepsilon$  is the permittivity of free space. In general, four types of charges exist in thermally-grown silicon dioxide<sup>(11)</sup>: (1) Fixed oxide charge Q<sub>f</sub>, located near the Si/SiO<sub>2</sub> interface in the oxide; (2) Interface trapped charge Q<sub>it</sub>; (3) Mobile ionic charge Q<sub>m</sub>, and (4) Oxide trapped charge Q<sub>ot</sub>. A bias-temperature stress test (20V, 200°C, 3 min.) produced less than 0.05 volt shift in the C-V curve. This implies that the mobile ionic charge is negligible. Also, for a well-grown gate oxide, the oxide trapped charge density is usually low enough to be negligible. The expression (1) can be simplified to

$$V_{FB} = V_{MS} - \frac{Q_i t_i}{\varepsilon_i \varepsilon_o}$$
(2)

where Q<sub>1</sub> is the total oxide charge density consisting of  $Q_f$  and  $Q_{it}$ . Once the  $V_{FB}$  versus oxide thickness curve is established, one can easily obtain the  $V_{MS}$  from the y-axis intercept and the Q<sub>1</sub> from the slope based on the simple linear equation. The work function of the gate material

 $\boldsymbol{\varphi}_{_{\!M\!}}$  can be determined from

$$\phi_{M} = \phi_{MS} + (\chi_{Si} + \frac{1}{2}E_{g} + KTln \frac{N_{A}}{n_{i}})$$
(3)

where  $\chi_{Si}$  is the silicon electron affinity (4.05ev), E<sub>g</sub> is the silicon band-gap energy (1.12 ev), N<sub>A</sub> is the acceptor concentration of the substrate, n<sub>i</sub> is the intrinsic carrier concentration of the silicon. The MOS device threshold voltage may be calculated from the following expression

$$V_{\rm T} = V_{\rm MS} - \frac{Q_{\rm i}}{C_{\rm i}} - \frac{Q_{\rm B}}{C_{\rm i}} + 2V_{\rm F}$$
 (4)

where  $C_i$  is the gate oxide capacitance,  $V_F = \frac{KT}{q} ln \frac{N_A}{n_i}$ , and  $Q_B = -(4\varepsilon_s \varepsilon_o N_A q V_F)^{\frac{1}{2}}$ .

## Results and Discussion

The final resistivity of the tungsten silicide after all processing steps is about  $8 \times 10^{-3}$   $\Omega$ -cm while the polysilicon resistivity is about  $1\times 10^{-3}$   $\Omega$ -cm. High frequency C-V measurements were performed on all wafers with different gate structures and oxide thicknesses. Fig. 1 shows the C-V plots for a tungsten polycide gate of 2500Å polysilicon and 2500Å tungsten silicide and with various gate oxide thicknesses. The oxide thicknesses were calculated from C. (or C ). These thicknesses are in agreement with measurements taken before depositing polysilicon or tungsten silicide. The acceptor doping concentration was found to be (8-10) X 10<sup>14</sup> cm<sup>-5</sup> from C data. The flatband capacitance of each oxide thickness was first calculated from N and t, in order to obtain the flatband voltage shifts  $V_{\rm FB}$  from the C-V curve

Fig. 2 shows the flatband voltage dependence on oxide thickness for polysilicon gates. The work function difference  $\phi_{MS}$  is found to be -0.75ev (+0.05ev) and the work function of the polysilicon  $\phi_{M}$  is 4.14ev(+0.05ev).



Fig. 1. Tungsten polycide (2500Å Poly/2500Å tungsten silicide) C-V plots for various gate oxide thicknesses.



Fig. 2. The flatband voltage dependence on oxide thickness for a polysilicon gate MOS structure.

Fig. 3 is the plot of  $V_{FB}$  vs t. for the tungsten silicide structure. The work function difference is -0.08ev + 0.05ev. The work function of tungsten silicide has a corresponding value of 4.82ev + 0.05ev. This result is in good agreement with the 4.8ev obtained by Saraswat et al.<sup>(12)</sup> whose experiments were on N-type substrates.



Fig. 3. The flatband voltage dependence on oxide thickness for a tungsten silicide gate MOS structure.

Fig. 4 and 5 show the typical plots  $V_{FB}(t_i)$  from two sets of polycide experiments. Table I summarizes the data for the tungsten polycide experiments.



Fig. 4. A typical flatband voltage dependence on oxide thickness for the tungsten polycide MOS structure.



Fig. 5. Another typical flatband voltage dependence on oxide thickness for the tungsten polycide gate MOS structure.

#### TABLE I

Summary	of	Work	Functions	of	Various
	Pc	lycid	le Structui	ces	

EXPERIMENT	GATE STRUCTURE	V <sub>MS</sub> (V)	φ <sub>M</sub> (ev)
1	Poly-Si(2800Å)/WSi_(2500Å)	-0.54	4.35
	Poly-Si(1000Å)/WSi (4000Å)	-0.51	4.38
2	Poly-Si(2700Å)/WSi (2500Å)	-0.51	4.38
3	Poly-Si(4600Å)/WSi <sub>x</sub> (2500Å)	-0.76	4.14
	Poly-Si(2700Å)/WSix(2500Å)	-0.74	4.16
	Poly-Si(1400Å)/WSi <sub>x</sub> (3000Å)	-0.74	4.16

The work function of tungsten polycide falls between polysilicon and tungsten silicide:  $\phi_M$ (Polysilicon)  $\leq \phi_M$ (tungsten polycide)  $\langle \phi_M$ (Tungsten silicide).

Fig. 6 depicts the  $V_{FB}(t_i)$  data for the different gate structures from the same experiment. Fig. 7 shows the energy band diagrams for the three gate structures studied.

The threshold voltages of MOS devices with different gate structures were also compared. Using the work function and oxide charge density obtained from Fig. 6, the threshold voltages of MOS devices with  $t_i = 1000$  were calculated to be 0.14V for polysilicon gate and 0.33V for tungsten polycide gate. This threshold difference agrees with the measured threshold voltages of MOS devices from several regularly processed experiments, in which wafers were split between the polysilicon gate and polycide gate (2500A Poly-Si/2500A WSi ) processes. For example, the 50um by 50um enhancement devices measured with zero back bias voltage produced the results of V<sub>T</sub> = 0.35V for polysilicon gate and  $\Delta V_T = 0.17V$ . Other tests (see Table II) on tungsten polycide gate devices of various sizes also showed a threshold difference of about 0.15 volt.

TABLE II

Linear Threshold Voltages of Polysilicon and Polycide Gate Structures

Transistor Size (W/L) (µM)	Substrate Bias V <sub>BB</sub>	Linear Threshold Polycide Gate	Linear Threshold Polysilicon Gate	Difference
3/3	-2.5V	$V_{\rm T} = 1.10\pm0.04$	$v_{\rm T} = 0.98 \pm 0.04$	$\Delta V_{\rm T} = 0.12$
4.5/4.5	-2.5V	$v_{\rm T} = 1.10\pm0.03$	$v_{\rm T} = 0.97 \pm 0.04$	$\triangle V_{\rm T} = 0.13$
18.75/3	-2.5V	$V_{T} = 0.99 \pm 0.04$	$v_{\rm T} = 0.86\pm0.04$	$\Delta V_{\rm T} = 0.13$
18.75/4	-2.5V	$V_{T} = 1.03\pm0.04$	$v_{\rm T} = 0.90 \pm 0.04$	$\Delta V_{\rm T} = 0.13$
3/9	-2.5V	$V_{T} = 1.17 \pm 0.02$	$v_{\rm T} = 1.08\pm0.04$	$\Delta \mathbf{V}_{\mathbf{T}} = 0.09$
37.5/37.5	-2.5V	$V_{T} = 1.08\pm0.04$	$v_{\rm T} = 0.93 \pm 0.03$	$\Delta \mathbf{v}_{\mathrm{T}} = 0.15$
37.5/37.5	00	$V_{T} = 0.66\pm0.07$	$v_{\rm T} = 0.50\pm0.02$	$\Delta$ V <sub>T</sub> = 0.16



Fig. 6. The flatband voltage dependence on oxide thickness for different gate structures from one experiment.

The reason for the observed work function variance for the polycide structure is not clear. However, several possibilities may be postulated. First of all, it is possible that refractory metal atoms diffuse along the polysilicon grain boundaries which could significantly modify the Poly-Si/SiO, interface and result in a corresponding C-V shift. Another plausible explanation is based upon the outdiffusion of phosphorus from the doped polysilicon through the silicide layer. An oxide diffusion barrier was grown on the polysilicon gate devices in this study. whereas, the polycide gate devices lacked this barrier. In addition to this, recent work by Pan et al. (13) indicates that the diffusion coefficient of phosphorus in tungsten silicide is considerably greater than it is in polysilicon. Differences in polysilicon doping level could account for part of the observed threshold difference.

Other, as yet unidentified, process parameters could affect the work function. For instance, Razouk and Deal<sup>(14)</sup> have recently reported a strong hydrogen annealing effect on the metal-semiconductor work function difference. There remains considerable room for additional work to fully



Fig. 7. The energy band diagrams for the MOS structures with polysilicon, tungsten silicide and tungsten polycide gates. characterize and explain the observed variance of the work function difference of the tungsten polycide gate from that of the familiar polysilicon gate.

#### Summary

The work functions of polysilicon, tungsten silicide and tungsten polycide have been measured with the high frequency MOS C-V technique. The work function of phosphorus doped polysilicon, 4.14ev (+0.05ev), is in good agreement with previous work. Also, the work function of tungsten silicide 4.82ev (+0.05ev) obtained on P-Si substrates, supports the results of Saraswat et al., whose work used N type Si substrates. Variations of the work function difference between the values for polysilicon and tungsten silicide have been observed for the tungsten polycide structure. The higher threshold voltages of tungsten polycide devices compared with polysilicon devices have been shown essentially related to the higher work function of polycide structure. Some plausible reasons are suggested, however, the exact cause still requires further research.

## Acknowledgement

The authors wish to thank M. E. Coe, D. Madden and R & D pilot line personnel for their help in the fabrication of the devices. They also thank the management support of NCR Microelectronics and the University of Colorado at Colorado Springs.

### Work Function Measurement of Tungsten Polycide

# References

- (1) J. L. Vossen, J. Vac, Sci. Technol. 19, 761 (1981).
- (2) S. P. Murarka, D. B. Farser, A. K. Shinha, and H. J. Levinstein, IEEE Trans. Electron Devices <u>ED-27</u>, 1409 (1980).
- (3) T. P. Chow, A. J. Stecl, and R. T. Jerdonek, IEEE Electron Device Letters EDL-3, 37 (1982).
- (4) F. Mohammad, Solid State Technol. Jan., 65 (1981).
- (5) A. K. Sinha, J. Vac, Sci. Technol. 19, 778 (1981).
- (6) B. L. Crowder and S. Zirinsky, IEEE Trans. Electron Devices ED-26, 369 (1979).
- (7) D. B. Fraser, S. P. Murarka, A. R. Tretola, and
  A. K. Sinha, J. Vac., Si. Technol. 18, 345 (1981).
- (8) M. Y. Tsai, H. H. Chao, L. M. Ephrath, B. L. Crowder, A. Cramer, R. S. Bennett, C. J. Lucchese, and M. Wordeman, J. Electrochem. Soc. 128, 2207 (1981).
- (9) T. J. Hwang, S. H. Rogers, M. E. Coe, and B. Z. Li, Electrochem. Soc. Spring Meeting, Abs. #224, May (1982).
- (10) M. E. Coe and S. H. Rogers, 1982 International Conference and Seminar Proceeding: Advanced Plasma Technology, Hawaii, Jan. 26, 1982.
- (11) S. M. Sze, Physics of Semiconductor Devices, Chapter 7, Wiley, New York (1981).
- (12) K. C. Saraswat, F. Mohammadi, and J. D. Meindl, IEDM Proceedings, 462 (1979).
- P. Pan, N. Hsieh, H. J. Geipel, and G. J. Slusser, J. Appl. Phys. 53, 3059 (1982).
- (14) R. R. Razouk and B. E. Deal, J. Electrochem. Soc. <u>129</u>, 805 (1982).