A Novel Design and Implementation of Full Adder Circuit Using QCA and Qiskit

Suman Mondal, Shruti Gatade, N. Samanvita, and Karthiganesh

1 Introduction

Complementary metal oxide semiconductor (CMOS), which is used to construct integrated circuits in various devices, is one of the most prominent and well-known technologies in today's world as far as the computer chip design business is concerned. In comparison with other MOS technologies available today, CMOS technology offers a lower power dissipation. The number of components on a chip would double every 18 months, according to Gordon Moore's law, which was introduced in 1965 (Kalogeiton et al. [2017\)](#page-11-0). High consumption, low speed, and density beyond 10 nm limit the usage of CMOS technology. As a result, numerous studies have been carried out in order to identify various technologies that could be used to replace traditional CMOS technology (Bahar et al. [2013](#page-11-1)).

As an alternative to CMOS technology, QCA transistor-less technology, single electron transistor (SET), and carbon nanotube (CNT) are now being utilized. When compared to equivalent implementations using conventional VLSI technology, QCA on the nanoscale has a bright future because of its potential to achieve high performance in terms of clock frequency, device density, and power consumption (Gassoumi et al. [2021](#page-11-2)).

Basic logic gates, which can be realized using quantum gates, are the fundamental building blocks of logic circuits (Laajimi et al. [2017](#page-11-3)). Logic circuit implementations have been a focus of quantum system designers (Safoev et al. [2017](#page-12-0); Singh et al. [2016](#page-12-1)). These were potentially constructed using quantum gates with a qubit characterization.

In the proposed work, the quantum gates and instantiation mechanism to build and implement full adder circuit. The fundamental logic circuits can be instantiated to perform high-end logic operations. As a result, the design elements become simpler

113

S. Mondal · S. Gatade (B) · N. Samanvita · Karthiganesh

Department of Electrical and Electronics Engineering, ICAP Centre, Nitte Meenakshi Institute of Technology, Bengaluru, India

e-mail: Shruti.gatade@nmit.ac.in

[©] The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd. 2024 N. R. Shetty et al. (eds.), *Advances in Communication and Applications*, Lecture Notes in Electrical Engineering 1105, https://doi.org/10.1007/978-981-99-7633-1_9

because complicated code is no longer necessary, and these circuits are validated by simulation using the IBM quantum (Thalaimalaivanaraj et al. [2020\)](#page-12-2) simulator.

The QCA design of basic quantum gates such as CNOT and Toffoli, as well as the construction of a full adder employing these gates in the QCA designer tool and IBM Qiskit simulator, is described in this work. The rest of the paper is organized as following, a summary of the QCA technology, quantum computing and working with qubits, the CNOT, Toffoli and full adder design, the simulation results in QCA designer tool, and the simulation results using Qiskit simulator.

Quantum Cellular Automata (QCA) Background

QCA represents data as a charge configuration rather than charge flow. Basic QCA cell has four quantum dots arranged in a square and has two stable states '1' and '0' (Vahabi et al. [2021\)](#page-12-3). When two cells are put next to each other, they tend to assume the same configuration. Basic native gate in QCA is the majority gate with three inputs A, B, and C and one output. Computation happens in the central part. Truth table looks like AND and OR gates in the same gate. Majority gate works as the output is the majority of the input (Singh et al. [2016](#page-12-1)). Figure [1](#page-1-0) shows a basic QCA cell and a QCA wire.

A clock is an important part in QCA that ensures which device holds onto the value and which device assumes its values (Daddala et al. [2015\)](#page-11-4). The clock signals in QCA are generated by an electric field given to the cells, which either raises all of the tunneling barriers between dots within a QCA cell or lowers them all. QCA designer tool provides 4 clocks: Clock 0, Clock 1, Clock 2, and Clock 3. CMOS wires can also supply this electric field to the clock when it is burned under the QCA circuitry.

Fig. 1 a Basic quantum cell **b** QCA wire

2 Quantum Computing and Qubit

Quantum computing operates by controlling the behavior of particles like electrons and photons in a different way from regular computers. It simulates two bits at one time and is very fluid with non-binary identities or combinations. It can exist in a superposition of zeros and ones with some probability of being zero and some probability of being one. It has an identity on a spectrum.

Qubits use superposition to reduce the number of steps required to complete a computation. When a single phosphorus atom is placed in a silicon crystal immediately close to a transistor, the outermost electron of that atom is used as a qubit. The electron now has a magnetic dipole known as spin, which has two orientations: up and down, which can be represented as a traditional 1 and 0. A high magnetic field has to be provided to discern the energy state of the electron when it is in spin up or spin down. For this, a superconducting magnet is employed. The electron will be in its lowest energy state, with its pin pointing down, and it will need some energy to spin it up. We can place the qubit in a span of state by striking it with a microwave pulse, but it must be of a precise frequency to write information in it (Raman et al. [2022\)](#page-12-4). The frequency is determined by the magnetic field in which the electron is located. As a result, if the pulse is generated at a certain location, a special quantum superposition of the spin up and spin down states is achieved, with a specified phase between the superpositions.

In this work, we use the IBM quantum circuit simulator, which is a collection of high-performance simulators and algorithms. It is a general-purpose simulator, and the optimum method required for the simulation is selected on the basis of the input parameters and circuit provided. Generic code can also be written using the Qiskit library, which could also be used for generating circuits and its relevant components. Qiskit is an open-source software library that covers the entire stack, from the actual interface with IBM Q hardware up to application-level algorithms. As a result, the tool is divided into four libraries that are each called after one of the four ancient elements terra, aqua, aer, and ignis. When integrated, the four Qiskit libraries provide the most comprehensive back-to-back quantum computing software solutions. They all interact with one another through shared data structure elements. The Qiskit software library is completed by an extensive educational collection (Sharma et al. [2022\)](#page-12-5) that spans the entire spectrum of courses for beginners to professionals and from quantum theory to low-level notebook-assisted implementations of specialized quantum circuits.

3 Basic Quantum Gates and Full Adder

(a) **CNOT Gate**

The CNOT gate operates on two qubits. The control qubit is usually the first qubit to be realized. The target qubit is the second of the two qubits. The CNOT gate operates in base states which is expressed as (Fig. [2\)](#page-3-0):

$$
f(x, y) = (x, x \oplus y)
$$

First input *x* is control bit; if it is 0, no effect on second bit; and if it is 1, it acts like a NOT gate on second bit.

(b) **Toffoli Gate**

Toffoli gate, commonly known as controlled-controlled NOT gate (CCNOT), is a universal reversible logic gate comprising 3-bit inputs and outputs (Bahar et al. [2013\)](#page-11-1). When the first two bits are both 1, the third bit is inverted; otherwise, all bits remain unchanged (Tables [1](#page-3-1) and [2](#page-4-0)).

(c) **Full Adder**

A full adder is required by most digital circuits in order to execute addition and subtraction. It adds two inputs and a carry in bit, which results in a sum and a carry out bit. As a result (Fig. [3\)](#page-4-1), it has three inputs and two outputs, respectively. The circuit diagram of full adder is shown in Fig. [4](#page-4-2).

4 Circuit Simulation and Results

(a) **CNOT Gate (XOR Gate)**

The CNOT gate performs a two-qubit operation. As per the simulation graph shown in Fig. [5b](#page-5-0), we can observe that whenever both input values are the same that is '0' or '1', then corresponding output obtained is low, and whenever the input values are different (Fig. [5\)](#page-5-0), the output obtained is high (Table [3](#page-6-0)).

Fig. 5 a CNOT gate circuit gate **b** simulation output waveform of CNOT

(b) **Toffoli Gate**

The Toffoli gate performs a three-qubit operation. The circuit works as an AND gate circuit. One qubit is the control qubit, and when the remaining two qubits are the same, the output obtained is high; else, low output is obtained. Implementation of the circuit diagram and corresponding simulation output waveform are shown in Fig. [6](#page-6-1)a, b.

(c) **Full Adder**

A full adder circuit performs addition of the inputs. It adds three inputs—two operands and a carry bit (Gassoumi et al. [2021;](#page-11-2) Subashini and Koteeshwari [2018](#page-12-6)).

Fig. 6 a Toffoli gate circuit implementation **b** simulation output waveform

Fig. 7 a Full adder circuit implementation **b** simulation output waveforms

It outputs a sum and a carry bit value. As per the simulation graph, depending on the inputs given, the values of sum and carry in and carry out are carried forward and displayed. In the above figure, the output is shown as a yellow color waveform with carry and sum as the initials (Fig. [7](#page-7-0)).

5 Qiskit Simulation Results

(a) **CNOT Gate**

CNOT gate is simulated using IBM Quantum Composer. It uses 1024 shots to complete the simulation. Before execution, the state is 0000. After simulation, the frequency values 000 and 011 have probability of 522 and 502 (Fig. [8](#page-8-0)).

Fig. 8 CNOT gate simulation Qiskit simulator

(b) **Toffoli Gate**

Toffoli gate is simulated using IBM Quantum Composer. It uses 1024 shots to complete the simulation. Before execution, the state is 1110. After simulation, the frequency values 0010 and 1010 have probability of 522 and 502 (Fig. [9](#page-9-0)).

(c) **Full Adder**

Full adder circuit is simulated using IBM Quantum Composer. It uses 1024 shots to complete the simulation. Before execution, the state is 1001. After simulation, the frequency values 1001 and 1024 have probability of 522 and 502.

Fig. 9 Toffoli gate simulation Qiskit simulator

The CNOT, Toffoli gate, and full adder are implemented in QCAD and IBM Qiskit simulator (Fig. [10](#page-10-0)). The below table shows the time taken for simulation in both platforms.

Fig. 10 Full adder implementation using simulation Qiskit simulator

CNOT Gate

6 Conclusion

QCA technology is a non-traditional circuit design pattern. CMOS technology drawbacks, primitive growth, and challenges with VLSI chip design are presented in this paper. Simulation is carried out in two software, i.e., QCA and Qiskit. QCA gives the information about the design of the chip, and Qiskit results tell us about the probability occurrence of the qubits. Using the QCAD simulator, we were able to realize the QCA structures of CNOT and Toffoli gates, as well as view the cell structure of a full adder circuit. Simultaneously, we observed similar circuits being executed in a quantum simulator using Qiskit and compared their entire execution time.

References

- Bahar AN, Habib MdA, Biswas NK (2013) A novel presentation of Toffoli gate in quantum-dot cellular automata (QCA). Int J Comput Appl. <https://doi.org/10.5120/14149-2243>
- Daddala A, Ramanaiah KV, Sumalatha V (2015) An efficient design of XOR gate and its applications using QCA. <https://doi.org/10.26634/jele.5.3.3394>
- Gassoumi I, Touil L, Mtibaa A (2021) An efficient design of QCA full-adder-subtractor with low power dissipation. J Electr Comput Eng 2021:9, Article ID 8856399. [https://doi.org/10.1155/](https://doi.org/10.1155/2021/8856399) [2021/8856399](https://doi.org/10.1155/2021/8856399)
- Gholami M (2019) A novel efficient full adder–subtractor in QCA nanotechnology. Int Nano Lett [9:51–54.](https://qiskit.org/) [https://doi.org/10.1007/s40089-018-0256-0\)](https://doi.org/10.1007/s40089-018-0256-0))

https://qiskit.org/

- Kalogeiton VS, Papadopoulos DP, Liolis O (2017) Programmable crossbar quantum-dot cellular automata circuits. IEEE Trans Comput Aided Des Integr Circuits Syst. [https://doi.org/10.1109/](https://doi.org/10.1109/TCAD.2016.2618869) [TCAD.2016.2618869](https://doi.org/10.1109/TCAD.2016.2618869)
- Laajimi R, Ajimi A, Touil L, Bahar AN (2017) A novel design for XOR gate used for quantum-dot cellular automata (QCA) to create a revolution in nanotechnology structure. Int J Adv Comput Sci Appl 8(10). <https://doi.org/10.14569/IJACSA.2017.081036>
- Mohammadi M, Mohammad M, Gorgin S (2016) An efficient design of full adder in quantum-dot cellular automata (QCA) technology. Microelectron J 50:35–43
- Mokhtari D, Rezai AH, Rashidi H, Rabiei F, Emadi S, Karimi A (2018) Design of novel efficient full adder circuit for quantum-dot cellular automata technology. In: Series electronics and energetics, vol 31, no 2, pp 279–28. <https://doi.org/10.2298/FUEE1802279M>
- Raman S, Samanvita N, Ahmed T, Aishwaraya A, Karthiganesh D (2022) Implementation of parity generator and checker using quantum-dot cellular automata. In: 2022 IEEE 2nd Mysore sub section international conference. <https://doi.org/10.1109/MysuruCon55714.2022.9972362>
- Safoev N, Lee J-S, Jeon J-C (2017) QCA XOR gate for arithmetic and logic circuit design. Int J Adv Comput Eng Networking. ISSN: 2320-2106
- Santra A, Santra S (2015) Design and simulation of quantum cellular automata based XOR gate with optimize complexity and cell count. JETIR. ISSN: 2349-5162
- Sharma U, Pradeep K, Samanvita N, Raman S (2022) Implementation and performance evaluation of binary to gray code converter using quantum dot cellular automata. In: Inventive systems and control. Springer, Singapore, pp 299–321
- Subashini V, Koteeshwari RS (2018) Design and implementation of full adders using QCA. SSRG Int J VLSI Sig Process SSRG-(IJVSP), special issue ICETSST. ISSN: 2394-2584
- Singh G, Sarin RK, Raj B (2016) A novel robust exclusive-OR function implementation in QCA nanotechnology with energy dissipation analysis. <https://doi.org/10.1007/s10825-016-0804-7>
- Thalaimalaivanaraj A, Raj M, Lakshminarayanan G (2020) Energy-efficient coplanar adder and subtractor in QCA. In: ICSSIT 2020. ISBN: 978-1-7281-5821-1
- Vahabi M, Lyakhov P, Bahar AN (2021) Design and implementation of novel efficient full adder/ subtractor circuits based on quantum-dot cellular automata technology. Adv Inf Process Methods Appl 11:8717. <https://doi.org/10.3390/app11188717>