12-Bit SAR ADC Design in SCL 180 nm for Sensor Interface Applications

229

Abhishek Kumar, Abhishek Sahu, Anurag Dwivedi, and Shree Prakash Tiwari

1 Introduction

The modern circuits we see all over the world are digital using which we can measure all the natural signals using sensors. As the responses from these sensors are analog signals (like temperature, speed, weight, etc.), to interpret and operate on them, an ADC is required $[1–5]$ $[1–5]$ $[1–5]$. ADCs could come in various types depending on applications and requirements. High resolution and high sampling speed are difficult to achieve simultaneously and hence needs trade-off in designing. Three types of ADCs are widely used, which are delta-sigma, pipeline, and SAR type ADCs [\[6](#page-11-0)]. Here, deltasigma ADC is used for high resolution and low speed operation, and inversely pipeline ADC is used for low resolution and high speed operation. Amidst lies the SAR ADC which can achieve moderate speed of 10 K to 1 M samples per second and resolution up to 8–16 bits.

From circuits point of view, a delta-sigma ADC contain simple analog circuits such as difference amplifier, comparator, and integrator, but it also contains a complex digital filter requiring large area of implementation. Pipeline ADC has low complexity, but the size is largest. Hence, SAR ADC also provides area advantage over others and makes this more suitable for tiny sensors. The SAR ADC consists of primarily sample and hold circuits, comparator, DAC in feedback loop, and SAR logic circuits.

The presented work contains an assortment of all the sub-circuits in a SAR ADC to achieve high speed of operation and high resolution. To achieve high sampling rate, bootstrapped switch is used in sample and hold circuit. In DAC, differential charge scaling architecture is used to reduce the area compared to weighted resistors

A. Kumar · A. Sahu · A. Dwivedi · S. P. Tiwari (\boxtimes)

Department of Electrical Engineering, Indian Institute of Technology Jodhpur, Jodhpur, Rajasthan 342037, India e-mail: sptiwari@iitj.ac.in

[©] The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd. 2024 T. R. Lenka et al. (eds.), *Micro and Nanoelectronics Devices, Circuits and Systems*, [Lecture Notes in Electrical Engineering 1067,](https://doi.org/10.1007/978-981-99-4495-8_18) https://doi.org/10.1007/978-981-99-4495-8_18

or capacitors circuits. This ADC also removes even order harmonics and provides common mode rejection [\[7](#page-11-1)] which improves SNR. All the sub-circuits designed and integrated using Cadence Virtuoso circuit simulator on SCL 180 nm technology. The ADC circuit thus created can achieve high speed of 1.1 MS/s with resolution of 12 bits.

2 Design of Blocks and Integration

This section discusses the ADC operation, design, and integration of all the circuits in detail.

2.1 ADC Operation

A 12-bit SAR ADC requires minimum 12 clock cycles to convert analog input to digital output. It contains a feedback loop as shown in Fig. [1](#page-1-0). During the each clock cycle, a single bit value will be decided in order of MSB to LSB. In first clock cycle, SAR logic sets MSB of DAC to 1, and other bits are 0. This input combination of DAC gives its output as $V_{\text{DAC}} = V_{\text{ref}}/2$. If sample version of input voltage V_{IN} is greater than V_{DAC} , then comparator gives logic 1 as output, and SAR logic keeps MSB as 1 from next clock cycle during the conversion period, but when V_{IN} is smaller than *V* D_{AC}, SAR logic sets MSB as 0 from next clock cycle. For second clock cycle, SAR logic sets 2nd MSB as 1 with retaining previous result. Again, we compare V_{IN} and *V*_{DAC} and repeat the same procedure until we reach to LSB. An algorithm for 12-bit SAR ADC is given below in Table [1](#page-2-0). At the end of conversion, DAC output V_{DAC} is approximated to V_{IN} . It means that, at the end the magnitude difference between V_{IN} and V_{DAC} should be less than 1 LSB. The convergence of V_{DAC} towards V_{IN} is shown in Table [1](#page-2-0).

Clock cycle	D11	D ₁₀	D ₉	.	D ₂	D1	D ₀	V_{DAC} output	Bit decision
1st	$\mathbf{1}$	$\overline{0}$.	$\mathbf{0}$	$\mathbf{0}$	$\overline{0}$	$\frac{V_{\text{ref}}}{2}$	$B11 =$ $\begin{cases} 1, & \text{if } V_{\text{IN}} > V_{\text{DAC}} \\ 0, & \text{if } V_{\text{IN}} < V_{\text{DAC}} \end{cases}$
2nd	B11	$\mathbf{1}$	$\mathbf{0}$	\cdots	$\overline{0}$	$\mathbf{0}$	$\overline{0}$	B11 $\frac{V_{\text{ref}}}{2} + \frac{V_{\text{ref}}}{4}$ B10 =	$\left\{ \begin{array}{ll} 1, \mbox{ if } V_{\rm IN} > V_{\rm DAC} \\ 0, \mbox{ if } V_{\rm IN} < V_{\rm DAC} \end{array} \right.$
3rd	B11	B10	$\mathbf{1}$.	$\mathbf{0}$	$\overline{0}$	$\boldsymbol{0}$	B11 $\frac{V_{\text{ref}}}{2}$ + B10 $\frac{V_{\text{ref}}}{4}$ + $\frac{V_{\text{ref}}}{8}$	$B9 =$ $\left\{ \begin{aligned} 1, &\text{ if } V_{\text{IN}} > V_{\text{DAC}} \\ 0, &\text{ if } V_{\text{IN}} < V_{\text{DAC}} \end{aligned} \right.$
4th	B11	B10	B 9	\ddotsc	$\mathbf{0}$	$\mathbf{0}$	$\overline{0}$	B11 $\frac{V_{\text{ref}}}{2}$ + B9 $\frac{V_{\text{ref}}}{8} + \frac{V_{\text{ref}}}{16}$	$B8 =$ $\begin{array}{l l} \hbox{B10}\ \frac{V_{\rm ref}}{4} \; + \; & \; \hline \\ \hline \text{RQ}\ \frac{V_{\rm ref}}{4} \; + \; \frac{V_{\rm ref}}{2} & \; \hline \end{array} \; \left \; \begin{array}{l} 1, \; \text{if}\ V_{\text{IN}} \; > \; V_{\text{DAC}} \\ 0, \; \text{if}\ V_{\text{IN}} \; < \; V_{\text{DAC}} \end{array} \right. \label{eq:11}$
	.	\ldots	\ldots	\cdots	\cdots
11th	B11	B10	B 9	\cdots	B ₂	$\mathbf{1}$	$\mathbf{0}$	B11 $\frac{V_{\text{ref}}}{2}$ + $\frac{V_{\text{ref}}}{16}$ + $B7 \frac{V_{ref}}{32} + B6$ $\frac{V_{\text{ref}}}{64} +$ $B5\frac{V_{\text{ref}}}{128} + B4$ $\frac{V_{\text{ref}}}{256}$ + B3 $\frac{V_{\text{ref}}}{512}$ + B2 $\frac{V_{\text{ref}}}{1024}$ + $\frac{V_{\text{ref}}}{2048}$	$B1 =$ $\begin{array}{l l} \hbox{B10}\ \frac{V_{\rm ref}}{4} \; + \; & \; \hline \\ \hline \hline \text{B9}\ \frac{V_{\rm ref}}{8} \; + \; \text{B8} \end{array} \; \; \left \; \begin{array}{l} 1, \: if \: V_{IN} \: > \: V_{DAC} \\ 0, \: if \: V_{IN} \: < \: V_{DAC} \end{array} \right. \label{eq:2.1}$

Table 1 V_{DAC} Output for each clock cycle and corresponding bit value

(continued)

2.2 Digital-To-Analog Converter (DAC)

In SAR ADC, a feedback DAC is required [[8\]](#page-11-2) whose output is approximated to analog input signal V_{IN} through an iterative process. The conventional DACs are made of resistors, e.g. R-2R ladder and weighted resistor types, use of which requires larger area in an IC, while also consuming more static power. Generally, in ICs, DAC used in SAR ADC is made of capacitor rather than resistor, which consume power only

Clock cycle	D11	D ₁₀	D ₉	.	D ₂	D1	D ₀	V_{DAC} output	Bit decision
12 th	B11	B10	B 9	\cdots	B ₂	B ₁	$\mathbf{1}$	B11 $\frac{V_{\text{ref}}}{2}$ + $B8 \frac{V_{ref}}{16}$ + $B7 \frac{V_{ref}}{32} + B6$ $\frac{V_{\text{ref}}}{64} +$ $B5\frac{V_{\text{ref}}}{128} + B4$ $\frac{V_{\text{ref}}}{256}$ + B3 $\frac{V_{\text{ref}}}{512}$ + B2 $\frac{V_{\text{ref}}}{1024}$ + $B1 \frac{V_{\text{ref}}}{2048} +$ $\frac{V_{\text{ref}}}{4096}$	$B0 =$ $\begin{array}{l l} \hbox{B10}\begin{array}{l} \frac{V_{\rm ref}}{4}\\ +\hbox{B9}\begin{array}{l} \frac{V_{\rm ref}}{8}\\ \hline \end{array} \end{array}\end{array}\bigg \begin{array}{l} \displaystyle 1, if V_{IN} > V_{DAC}\\ \displaystyle 0, if V_{IN} < V_{DAC} \end{array}\end{array}$

Table 1 (continued)

during charging. There are many examples of capacitive DAC such as C-2C DAC and charge scaling DAC. Some of capacitive DACs also allow to sample on it, and it does not require extra sample and hold circuit. Further, different switching schemes are used, for example, conventional switching and monotonic switching.

An advantage of C-2C DACs is that it has only two types of capacitor, but due to parasitic effect, these C-2C DACs are generally limited to 9-bit applications. For higher bit applications, charge scaling DACs are used with common centroid technique. The major disadvantage of this DAC is that the capacitance ratio increases exponentially with each bit which decreases sampling frequency exponentially. To

increase sampling rate and number of bits simultaneously, one of the solutions is split array DACs. An example of 12-bit split array DAC is shown below. The value of split capacitor C_s is given by following formula.

$$
C_s = \frac{\text{sum of LSB array}}{\text{sum of MSB array}} C \tag{1}
$$

Ideally output of split array DAC is same as charge scaling DAC for the value of split capacitor C_s . Output equation of this DAC is given as following equation.

$$
V_{\text{OUT}} = -V_{\text{IN}} + B(N-1)\frac{V_{\text{ref}}}{2} + B(N-2)\frac{V_{\text{ref}}}{4} + \dots + B0\frac{V_{\text{ref}}}{2^{N-1}} \tag{2}
$$

The Eq. ([2\)](#page-4-0) on convergence gives the output as in equation below.

$$
V_{\text{OUT}} = -V_{\text{IN}} + V_{\text{DAC}} \tag{2}
$$

Other than the above-discussed DACs, which are single input and single output, differential DACs have dual input and output terminals [[9\]](#page-11-3). This architecture has three major advantages, which are (a) input voltage range will double with increase in core power supply, (b) nullification of even order harmonics, and (c) common mode rejection. The 12-bit differential charge scaling DAC is shown in Fig. [2.](#page-5-0) The value of differential output, V_{OUT} , is given in equation below.

$$
V_{\text{OUT}_P} - V_{\text{OUT}_n} = (V_{\text{IN}_P} - V_{\text{IN}_N}) - \text{VDD} + 2\left\{B(N-1)\frac{V_{\text{ref}}}{2} + B(N-2)\frac{V_{\text{ref}}}{4} \dots + B0\frac{V_{\text{ref}}}{2^{N-1}}\right\}
$$
(3)

From above equation of differential DAC, it can be concluded that power supply is behaving like single DAC whose supply is in range of VDD and (−VDD).

2.3 Comparator

Comparators give binary (digital) output depending on the difference of two analog inputs (Fig. [3](#page-5-1)a). When voltage at non-inverting terminal V_p is greater than the voltage at inverting terminal V_n , then output of comparator should be high (V_{OH}), but if V_p is smaller than V_n , output of comparator should be low (V_{OL}) for ideal comparator (Fig. [3](#page-5-1)b). In case of non-ideal ADC, the difference $V_p - V_n$ is in between V_{OH} and V_{OL} making it non-binary state and an undesired value (Fig. [3c](#page-5-1)). The discrete time comparators used in SAR ADC can mainly be divided into three major parts, namely preamplifier, regenerative latch, and SR flip-flop as shown in Fig. [3](#page-5-1)d.

The pre-amplifier block contains a fully differential amplifier in cascade with another differential amplifier, which is controlled by a clock signal (CLK) as shown

Fig. 2 12-bit differential charge scaling DAC

Fig. 3 a Comparator, **b** ideal comparator output, **c** non-ideal comparator output, **d** components of a comparator

in Fig. [4.](#page-6-0) The size of PMOS M3 and M4 are same and that of NMOS M1 and M2 are same as well to maintain similar sensitivity from high to low and low to high. While gain bandwidth product mainly depends on size of M1 or M2, maximum input common mode rejection ratio (ICMRR) depends on size of M3 or M4, and minimum ICMRR depends on size of M5. The small signal differential gain is given by $g_{\rm M1}/g_{\rm M3}$.

In the discrete comparator, pre-amplifier block is active only at high clock. This is followed by a regenerative latch which holds the comparison result and further connected to SR flip-flop to hold the result. On low clock, the latch and flip-flop resets their value, which results in no power consumption and discharges all the parasitic capacitances, commonly termed as auto-zeroing [\[9](#page-11-3)] technique as shown in Fig. [5.](#page-6-1) The inverted clock, which is connected to SR flip-flop, gives logic output at positive edge of clock signal.

2.4 Switch

Among basic MOS switches, NMOS as switch can be used for lower analog voltage, and in digital, it can be used to transmit strong zero (logic 0) and weak one (logic 1). Similarly, PMOS switch can be used for higher analog voltage, and in digital, it can be used for strong one (logic 1) and weak zero (logic 0). Even being very small in size, it has huge disadvantage that it cannot allow rail to rail analog signal, and its ON state resistance is dependent on input voltage. The ON state resistance, R_{ON} , for NMOS is given as:

$$
R_{\text{ONn}} = \frac{1}{\mu_n C_{\text{ox}} \frac{W}{L} (V_{\text{GS}} - V_{\text{Tn}})}
$$
(4)

And, the ON state resistance, R_{ON} , for PMOS is given as:

$$
R_{\text{ON}p} = \frac{1}{\mu_p C_{\text{ox}} \frac{W}{L} (V_{\text{sg}} - |V_{\text{Th}}|)}
$$
(5)

A transmission gate, however, is a parallel combination of both NMOS and PMOS, resulting in direct rail to rail contact in between input to load providing strong one (logic 1) and strong zero (logic 0). Its main disadvantage is that their ON state resistance also depends on input voltage resulting in higher order harmonics terms in transmitted signals. A switch with constant ON state resistance is needed to suppress higher order harmonics terms, which are also known as bootstrapped switch [\[10](#page-11-4)].

During the OFF phase in Fig. [6](#page-8-0)a, capacitor C_B is charged to VDD through the power supply, and gate of NMOS is connected to ground. At the ON phase in Fig. [6b](#page-8-0), capacitor is now connected to gate and drain terminal of NMOS while disconnected from previous terminals. This combination keeps the gate overdrive voltage constant, and hence, the ON state resistance of NMOS is constant. It is observable that for implementing this switch the secondary switches are used which can be implemented by NMOS. The ON resistance of bootstrapped switch is given by Eq. ([4\)](#page-7-0).NMOS does not turn OFF instantaneously, and then, gate voltage is turned OFF, resulting in charge leakage and short-circuits input with ground. To avoid this, the switch is needed to be disconnected at input terminal when gate is grounded. This can be achieved using a two-phase clock circuit as used in Fig. [6c](#page-8-0).

2.5 SAR Logic

The SAR logic block is intended to store, propagate, and output the digital signal. This block mainly contains (a) 14-bit ring counter, (b) array of 12-bit D flip-flop, (c) array of alternatively placed 12-bit NOR and OR gates, and (d) 12-bit parallelin-parallel-out (PIPO) register $[2, 3]$ $[2, 3]$ $[2, 3]$ $[2, 3]$. The $N + 2 (12 + 2)$ -bit ring counter for N bit SAR ADC and the remaining two bits are required for sampling and holding purpose. In sampling stage, input is sampled by DAC, and at hold stage, the DAC is disconnected from both analog and digital switches. Post the hold stage, all the array in SAR logic is cleared, and then, the conversion phase starts where the capacitors in DAC are connected with digital switches as input terminals. All the 12 LSB outputs of ring counter are connected simultaneously to the respective inputs of array of D flip-flop and at one input of array of OR gates. The other input terminals of array of OR gates are connected with the output of D flip-flop. On the same time, input array of D flip-flop is also connected through output of comparator, where main purpose of D flip-flop is to hold previous comparison result. The output of NOR array is connected to the inverted input of differential DAC. The outputs from OR gates are

Fig. 6 Bootstrapped switch **a** OFF phase, **b** ON phase **c** Two-phase clock circuit generator

connected with the input terminals of PIPO register which at the end of conversion cycle provides digital output towards external interface.

3 Calculations

3.1 Quantization Noise

In quantization mapping of amplitude of discrete time signal to finite number of level $L = 2^n$ is done. The quantization power P_Q for uniformly distributed quantization noise is given by

$$
P_Q = \frac{1}{12} \left(\frac{V_{\text{REF}+} - V_{\text{REF}-}}{2^n} \right)^2 \tag{6}
$$

3.2 Signal to Noise Ratio (SNR)

Ideally the SNR for ADC is given by

238 A. Kumar et al.

$$
SNR = 10 \log \frac{P_{\text{signal}}}{P_Q} \, dB \tag{7}
$$

When input has maximum possible amplitude of sinusoidal signal, then SNR is independent of V_{REF+} and V_{REF-} , and it is given as the following equation.

$$
SNR = 1.763 + 6.02n \, \text{dB} \tag{8}
$$

3.3 Signal-to-Noise-and-Distortion Ratio (SDNR)

SNDR is defined as the logarithmic ratio between input signal to sum of noise signal and harmonic distortion.

$$
SNDR = 10 \log \frac{P_{signal}}{P_{noise} + P_{harmonic distortion}}
$$
\n(9)

3.4 Effective Number of Bits (ENOB)

This measures the performance of real ADC compared to the ideal ADC. ENOB is measured in terms of SDNR in place of SNR because ideal ADC has only quantisation noise, and it is given by the following equation.

$$
ENOB = \frac{SDNR - 1.763}{6.02}
$$
 (10)

3.5 Figure of Merit (FOM)

FOM is used for energy efficiency measurement of an ADC and is given as

$$
FOM = \frac{P_{\text{total}}}{f_s 2^{\text{ENOB}}} \tag{11}
$$

where f_s is sampling frequency, and P_{total} is power consumed by circuit which on physical simulation equals 188 μ W.

4 Results and Discussion

The maximum sampling frequency which indicates speed of operation in terms of bits, without affecting the performance of SAR ADC, calculated as 1.1MS/s for 12 bits, which is around 5.5 times higher than [\[2](#page-10-2), [3](#page-10-3)]. Higher sampling rate is achieved due to split capacitor C_s which reduces effective capacitance seen by input source. The maximum DNL and INL are 0.8 LSB and 0.3 LSB, respectively, which are less than 1. As magnitude of DNL is less than 1, it can be concluded that there are not any intermediate missing digital counts and compares fairly to [[2\]](#page-10-2). SDNR is calculated to be 73.54 dB. Using the values of SDNR, ENOB is calculated as 11.92. The average power consumption is 188 μ W which is around half of [[3\]](#page-10-3) but very high than [[2\]](#page-10-2) which focuses more on energy efficiency. Similarly, the FOM calculated to be higher than [[2\]](#page-10-2) as 44 fJ for each average conversion step.

5 Conclusion

The presented 12-bit SAR ADC is designed and simulated using Cadence Virtuoso circuit simulator and SCL 180 nm PDK. The designed ADC exhibited better sampling frequency due to bootstrapped switching in sample and hold circuit and auto-zeroing technique in comparator for fast comparison. Also, the differential charge scaling DAC used in this design reduces the harmonic distortion, and the low capacitors size reduces the size of entire circuit.

Acknowledgements This work was sponsored by Special Manpower Development Program for Chip to System Design (SMDP-C2SD) Project and Visvesvaraya PhD program, an initiative of Ministry of Electronics and Information Technology (MeITY).The authors also thank SCL Chandigarh, for providing the PDK of 180 nm.

References

- 1. R.H. Walden, Analog-to-digital converter survey and analysis. IEEE J. Sel. Areas Commun. **17**, 539–550 (1999)
- 2. Y. Song, Z. Xue, Y. Xie, S. Fan, L. Geng, A 0.6-V 10-bit 200-kS/s fully differential SAR ADC with incremental converting algorithm for energy efficient applications. IEEE Trans. Circ. Syst. **63**, 449–458 (2016)
- 3. X. Zhang, M. Wang, L. Guo, and X. Wang, A 12-bit 200KS/s SAR ADC with digital selfcalibration, in *2017 IEEE 2nd Advanced Information Technology, Electronic and Automation Control Conference (IAEAC)* (2017), pp. 2531–2535
- 4. B. Le, T.W. Rondeau, J.H. Reed, C.W. Bostian, Analog-to-digital converters. IEEE Sig. Process. Mag. **22**, 69–77 (2005)
- 5. J.-C. Pena-Ramos, K. Badami, S. Lauwereins, M. Verhelst, A fully configurable non-linear mixed-signal interface for multi-sensor analytics. IEEE J. Solid-State Circ. (2018)
- 6. B. Razavi, Design considerations for interleaved ADCs. IEEE J. Solid-State Circ. **48**, 1806– 1817 (2013)
- 7. E. Fogleman, I. Galton, A digital common-mode rejection technique for differential analogto-digital conversion. IEEE Trans. Circ. Syst. II: Analog Digital Signal Proc. **48**(3), 255–271 (2001). <https://doi.org/10.1109/82.924068>
- 8. Y.-H. Chung, C.-W. Yen, P.-K. Tsai, B.-W. Chen, A 12-bit 40-MS/s SAR ADC with a fastbinary-window DAC switching scheme. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 1–10 (2018)
- 9. Y. Zhu, C.-H. Chan, U.-F. Chio, S.-W. Sin, U. Seng-Pan, R.P. Martins et al., Split-SAR ADCs: improved linearity with power and speed optimization. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. **22**, 372–383 (2014)
- 10. L. Wang, W. Yin, J. Xu, J. Ren, Dual-channel bootstrapped switch for high-speed highresolution sampling. Electron. Lett. **42**, 1275–1276 (2006)