# **Simulation-Based Optimization for Automated Design of Analog/RF Circuits**



**Abdelaziz Lberni, Amin Sallem, Malika Alami Marktani, Abdelaziz Ahaitouf, Nouri Masmoudi, and Ali Ahaitouf**

**Abstract** Automation tools for circuit optimization have proven their usefulness in solving design issues by considering the technological aspects of downscaling. Recent advances have proven that the optimization method based on simulation is a powerful and important solution for the optimal sizing of electronic circuits. In this paper, we propose a simulation-based methodology for automatic optimization of the multi-objective design of an analog/RF circuit. As applications, we use both analog and RF circuits, respectively the LC tank Voltage Controlled Oscillator (VCO) and the new Current-Feedback Operational Amplifier (CFOA). For the LC-VCO, we optimize the power consumption and the phase noise. For the CFOA, we optimize its important performances such as bandwidth and parasitic resistances, for lowvoltage, low-power applications. All simulations are performed by HSPICE using 0.13 μm RF CMOS and 0.18 μm CMOS technologies for the LC-VCO and the CFOA, respectively.

**Keywords** Simulation-based method · Multi-objective optimization · Optimization algorithms · Analog circuit · IC design · Voltage controlled oscillator · CFOA · NSGA II · MOPSO-CD

# **1 Introduction**

The progressive trend of CMOS technology towards smaller sizes has made the integration of integrated systems possible for wireless communication implementations [\[1\]](#page-9-0). Through the use of CMOS processes and technology development, the design

- e-mail: [abdelaziz.lberni@usmba.ac.ma](mailto:abdelaziz.lberni@usmba.ac.ma)
- A. Sallem · N. Masmoudi Laboratory of Electronics and Information Technologies, Sfax University, Sfax, Tunisia

#### A. Ahaitouf

Laboratory of Engineering Sciences, Sidi Mohamed Ben Abdellah University, Fez, Morocco

A. Lberni (B) · M. A. Marktani · A. Ahaitouf

Laboratory of Intelligent Systems, Georesources and Renewable Energies, Sidi Mohamed Ben Abdellah University, Fez, Morocco

<sup>©</sup> Springer Nature Singapore Pte Ltd. 2022

S. Bennani et al. (eds.), *WITS 2020*, Lecture Notes in Electrical Engineering 745, [https://doi.org/10.1007/978-981-33-6893-4\\_37](https://doi.org/10.1007/978-981-33-6893-4_37)

of analogue/RF circuits is imposing more stringent requirements in terms of accuracy, speed and integration [\[2\]](#page-9-1). Thus, the design challenge today is to design circuits meeting the required specifications with low noise and low consumption [\[3\]](#page-9-2), despite the presence of parasitic effects in the CMOS technology. To meet the demands of low-power, low-cost wireless telecommunication technology, wireless devices must be efficiently optimized.

For instance, the most common used oscillator architecture in transceivers is the VCO. This circuit controls the oscillation frequency using a control signal. These types of oscillators always need selective circuits, usually RC circuits, LC circuits, switched capacitor, etc., which form a feedback for generating a sinusoidal output. Due to its advantages in RF applications, the LC-VCO is the most frequently used [\[4\]](#page-9-3). The LC resonator is made up of a spiral inductor and a CMOS variable capacitance (Varactor) which is controlled by a control signal voltage to change the oscillation frequency. However, the use of integrated inductors causes many problems, such as increased energy consumption and phase noise degradation [\[1\]](#page-9-0).

Moreover, CFOA are among the more important integrated active elements. Compared to the operational amplifier, the CFOA are preferred in signal processing systems due to their essential advantages, namely, low power consumption, lower sensitivity, ease of performing different functionalities with few passive components and a closed-loop bandwidth that is independent of dc gain, eliminating the gainbandwidth product constraint [\[5\]](#page-9-4). In addition, they provide the best performance in applications such as filters, integrators and oscillators, etc. [\[6\]](#page-9-5).

In our previous work  $[7–10]$  $[7–10]$ , we have studied the optimization of analog circuits including CMOS current conveyors, a CFOA and a Butterworth active filter using the model-based method. In this paper, we propose an efficient method based on multiobjective simulation that uses both the circuit simulation to guarantee the accuracy of the approach and the advantage of optimization algorithms to search for the optimal solutions. We focus on optimizing the important performances of the LC-VCO and the CFOA. The LC-VCO performances are evaluated by the following specifications: phase noise (*PN*), oscillation frequency ( $f_{osc}$ ) and power consumption ( $P_{diss}$ ). Thus, the purpose is to perform a multi-objective optimization while minimizing the two functions *P N* and *Pdiss* at a fixed oscillation frequency with a given control signal. For the CFOA, the goal is to perform simultaneous optimization of four objectives such as minimizing the two parasitic input resistances, as well as maximizing the current cut-off frequency and voltage cut-off frequency.

The rest of the paper is structured as follows. In Sect. [2](#page-2-0) presents the proposed automated design approach. In Sect. [3](#page-3-0) shows two application examples where the automated design approach is applied to CFOA and LC-VCO. The conclusion is drawn in Sect. [4.](#page-8-0)

#### <span id="page-2-0"></span>**2 Simulation-Based Method to Analog Circuits Design**

The simulation-based approach uses electrical simulations in order to evaluate the performance of the circuit. It extracts the parameters of the circuits to be optimized/sized which correspond to the results of the performed simulation. This approach is seen as very flexible in comparison to other approaches (knowledgebased, equation-based) since it adapts to any circuit topology and offers higher accuracy (depending on the simulator models)  $[11-13]$  $[11-13]$ . As long as the objective functions are adapted, the circuit design can be optimized multiple times for various specifications. As a result, almost any kind of circuits can be designed with this method and with a short set-up time. The basic diagram of the simulation-based method is shown in Fig. [1.](#page-2-1) The main part of this approach is the optimization block which is built by a meta-heuristic approach with the aim of finding the component values (transistors, inductors, resistors, etc.) that will give the best performance of the circuit. The evaluation block of this method is built with a circuit simulator.

This method works as follows: Once the Netlist file of the circuit is created, the algorithm responsible for the optimization randomly generates the input parameter vector in this netlist file, then, it calls the circuit simulator (HSPICE in this case) to check the imposed constraints and evaluate the required performances. Once the constraints are checked, the found performances are stored in an output file. After this, the optimization process returns to the first step, in which it randomly generates new values for the circuit parameters. Then, the circuit simulator is run to check the imposed constraints and evaluate the performances. Once the constraints verified, the new found performances are compared to the ones already saved in the output file, if are better, they will be saved in the output file, if not they will be rejected and the process will return to the first step. At each iteration, the best chosen solutions from the output file are saved in an external archive using the dominance sorting technique [\[14\]](#page-10-2). The optimization and evaluation cycle will be stopped when the stop requirement is met, and the final external archive only contains the non-dominated solutions. The proposed tool flowchart is given in Fig. [2.](#page-3-1)

<span id="page-2-1"></span>





<span id="page-3-1"></span>**Fig. 2** The proposed tool flowchart

# <span id="page-3-0"></span>**3 Simulation-Based Method Applications**

# *3.1 CMOS LC-VCO*

Figure [3](#page-4-0) shows the LC-VCO circuit. The transistors *Mbias* are responsible for the polarization of the oscillator by  $I_{bias}$ . The inductor  $L$  and the capacitor  $C_{var}$  constitute the *LC* tank where, the variable capacitor  $C_{var}$  is designed by the transistor  $M_{var}$  as shown in Fig. [3,](#page-4-0) while the inductance L is designed by the  $2 \pi$ -model shown in Fig. [4.](#page-4-1)

<span id="page-4-0"></span>



<span id="page-4-1"></span>**Fig. 4** Lamped inductor 2  $\pi$ -model



The oscillation frequency is controlled by varying the capacitor  $C_{var}$  by the voltage  $C_{\text{ctrl}}$ .

In an integrated spiral, the parasitic interferences occur between the metal tracks of the spiral and the layers of oxide and substrate [\[12\]](#page-10-3), these parasites are represented by the resistances  $R_i$ , the capacitances  $C_i$  and the inductances  $L_i$ , in the inductor equivalent model given in Fig. [4.](#page-4-1)

The LC-VCO has several important performances, such as: the oscillation frequency, the Phase Margin and the Power Consumption. Most oscillator designs aim to achieve both minimum power consumption and phase noise at a given oscillation frequency. For example, if we aim for low power consumption, the bias current of the circuit must be low. However, the parasitic effects caused by the low current will have a major effect in the behaviour of the circuit, leading to the phase noise degradation. But, if we aim for low phase noise, the bias current must be high, which will lead to high power consumption. Therefore, the most appropriate objective for

Variable	Encoding	Decision space	
X <sub>1</sub>	$f_{\rm osc}$	$[1.5 \text{ GHz}, 2.5 \text{ GHz}]$	
$x_2$	Mn, Mp, Mbias	[0.4 μm, 1 μm]	
X3	Mvar	[0.4 μm, 10 μm]	
X4	Mn	$[1 \mu m, 400 \mu m]$	
$X_5$	Mp	$[1 \mu m, 400 \mu m]$	
X <sub>6</sub>	Mbias	$[1 \mu m, 400 \mu m]$	
X7	Mvar	$[1 \mu m, 400 \mu m]$	
X <sub>8</sub>	$C_c$ , $C_s$ and $C_{si}$	[0.1 pF, 20 pF]	
X <sub>9</sub>	$C_{ox}$	[0.1 fF, 1 pF]	
$x_{10}$	$L_o, L_p$	$[0.01 \text{ nH}, 10 \text{ nH}]$	
$X_{11}$	$R_{s}$	$[0.01 \ \Omega, 30 \ \Omega]$	
$x_{12}$	$R_p$	$[1 \Omega, 1 k\Omega]$	
$x_{13}$	$R_{sc}$ , $R_{si}$	[10 kΩ, 10 MΩ]	

<span id="page-5-0"></span>**Table 1** LC-VCO encoding variables and decision space

the oscillator design is to optimize simultaneously its phase noise and its power consumption. In other words, the objective is to find a set of solutions with the best trade-offs. There are thirteen design variables, their encoding and their decision space are given in Table [1.](#page-5-0)

The optimization was performed to generate a set of oscillator designs for a frequency band of 1.5–2.5 GHz using  $0.13 \mu$ m RF CMOS technology with a power supply of 1 V. Two different experiments were investigated, firstly, the inductance L is considered to be ideal, secondly, the inductance is replaced by its equivalent  $2\pi$ model. The objective is to find a set of optimal parameter values of the LC-VCO that correspond to the set of trade-offs between phase noise and power consumption for an ideal and real inductance. In both experiments, the optimization results are given in Fig. [5.](#page-6-0)

As can be seen, the optimization method offers the designer the best available designs for the specific trade-off. As expected, given ideal inductors, optimization results are quite better than those with real inductors. The values of the achieved performance corresponding to the obtained Pareto front edges are shown in Table [2.](#page-6-1)

### *3.2 LV LP CFOA*

Figure [6](#page-6-2) shows a CMOS implementation of the CFOA, it is a current mode device with 4-ports  $(X, Y, Z, Z)$  and W). The relationships between the CFOA ports can be, in the ideal case, expressed as [\[15\]](#page-10-4).

$$
i_y = 0, \ \ i_x = i_z = v_x = v_y \ \text{s} \ v_w = v_z \tag{1}
$$

<span id="page-6-0"></span>

Power consumption (mW)

<span id="page-6-1"></span>**Table 2** The achieved performance values at Pareto front edges

	Phase noise (dBc/Hz)		Power (mW)		<b>Oscillation frequency</b> (GHz)	
Inductor type	Ideal	Real	Ideal	Real	Ideal	Real
Low Pareto front edge	$-101.95$	$-109.23$	0.0477	0.23	1.98	1.83
High Pareto front edge	$-136.16$	$-131.08$	1.33	1.73	1.57	1.52



<span id="page-6-2"></span>**Fig. 6** CMOS CFOA circuit

Variable	Encoding	Decision space
$L_1$	All NMOS transistors	$[0.18 \mu m, 0.54 \mu m]$
$L_2$	All PMOS transistors	$[0.18 \mu m, 0.54 \mu m]$
$W_1$	$Mref, MB1-4$	$[1 \mu m, 100 \mu m]$
$W_2$	M3	$[1 \mu m, 100 \mu m]$
$W_3$	M1	$[1 \mu m, 100 \mu m]$
$W_4$	M2	$[1 \mu m, 100 \mu m]$
W5	M4	$[1 \mu m, 100 \mu m]$
$W_6$	$MA1-4$	$[1 \mu m, 100 \mu m]$
$W_7$	M5, M6, MB5, MB6	$[1 \mu m, 100 \mu m]$
$W_8$	M7, M8, MB7, MB8	$[1 \mu m, 100 \mu m]$
$I_{\rm bias}$	Bias current	$[0.1 \mu A, 20 \mu A]$

<span id="page-7-0"></span>**Table 3** CFOA encoding variables and decision space

where  $i_i$  and  $v_i$  are respectively the current and voltage at port j.

The CFOA is biased with  $\pm$  0.5 V and all simulations were done with the 0.18  $\mu$ m CMOS process. All the CFOA transistors are encoded with  $W_i$  and  $L_i$ , *i* denotes a specific transistor or transistors sharing the same parameters. The variables encoding and their boundaries for this circuit are listed in Table [3.](#page-7-0)

For this circuit, we show the application of the proposed approach using two algorithms namely Multi-Objective Particle Swarm Optimization based on crowding distance (MOPSO-CD) [\[16\]](#page-10-5) and multi-objective genetic algorithm (NSGA-II) [\[7,](#page-9-6) [17\]](#page-10-6), to optimize the circuit performances. These algorithms have been programed in C++ and the circuit simulations are performed by HSPICE. For all algorithms, we use a population of 100 individuals and an iteration number of 200.

The objective is to find the optimal lengths and widths of the transistors that correspond to all the trade-offs between the chosen performances. For this, three different optimization experiments were performed using the proposed approach.

- First experiment: Minimizing the X-port resistance  $R_X$  and maximizing the Z-port frequency,  $f_{ciZ}$ ,
- Second experiment: Minimizing the W-port resistance  $R_W$  and maximizing the Z-port frequency,  $f_{ciZ}$ ,
- Third experiment: Minimizing the X-port resistance  $R_X$  and maximizing the Wport frequency,  $f_{ciW}$ .

In each experiment, we aim to generate the Pareto front of the two various objectives. The optimization results are given by Figs. [7,](#page-8-1) [8](#page-8-2) and [9](#page-9-8) for the first, second and third experiments, respectively.

By a simple observation, it is easy to see that for a specific cut-off frequency, the parasitic resistance obtained by MOPSO-CD is better than that generated by NSGA II, which means that the obtained results with the proposed method using MOPSO-CD are more improved (more optimistic).

<span id="page-8-2"></span><span id="page-8-1"></span>

### <span id="page-8-0"></span>**4 Conclusion**

A simulation-based approach was used to optimize the performances of analog and RF circuits. This approach uses meta-heuristics to search for feasible solutions and HSPICE simulator to evaluate circuits performances. As a proof of concept, our work is focused on the design of LC-VCOs and a CFOA for low-voltage, low-power applications as multi-objective optimization problems. The multi-objective optimization choice allows us to deal with the various design trade-offs, i.e., phase noise and power consumption for the oscillator and parasitic resistances and cut-off frequencies for the CFOA. Based on the obtained results, the proposed approach provides very good results. Moreover, the obtained results are more improved when using the MOPSO-CD algorithm compared to the NSGA II. Our future work focuses on the integration



of new optimization algorithms in the proposed approach, to combine their benefits in finding optimal solutions with the accuracy of the simulation-based method.

## **References**

- <span id="page-9-0"></span>1. Pereira P, Fino H, Fakhfakh M, Coito F, Ventim-Neves M (2013) LC-VCO design challenges in the nano-era. in Analog/RF and mixed-signal circuit systematic design pp 363–379
- <span id="page-9-1"></span>2. Clevenger LA, Hibbeler JD, Shao D,Wong RC (2018) Integrated circuit design layout optimizer based on process variation and failure mechanism
- <span id="page-9-2"></span>3. Hayati M, Cheraghaliei S, Zarghami S (2018) Design of UWB low noise amplifier using noise-canceling and current-reused techniques. Integration 60:232–239
- <span id="page-9-3"></span>4. Amin MT (2016) On the selection of passive elements for low phase noise LC tank VCO in 65 nm process. In: 2016 3rd ICEEICT, pp 1–5
- <span id="page-9-4"></span>5. Senani R, Bhaskar DR, Singh AK, Singh VK (2013) Current feedback operational amplifiers and their applications. Springer
- <span id="page-9-5"></span>6. Yuce E, Verma R, Pandey N, Minaei S (2019) New CFOA-based first-order all-pass filters and their applications. AEU-International Journal of Electronics and Communications 103:57–63
- <span id="page-9-6"></span>7. Lberni A, Ahaitouf A, Marktani MA, Ahaitouf A (2019) Sizing of second generation current conveyor using evolutionary algorithms. In: International conference on intelligent systems and advanced computing sciences, pp 1–5 (IEEE)
- 8. Lberni A, Ahaitouf A, Marktani MA, Ahaitouf A (2021) Application of HPSGWO to the optimal sizing of analog active filter: In: Proceedings of the 2nd international conference on electronic engineering and renewable energy systems, Singapore, pp 309–315
- 9. Lberni A, Marktani MA, Ahaitouf A, Ahaitouf A (2020) Adaptation of the whale optimization algorithm to the optimal sizing of analog integrated circuit: low voltage amplifier performances. In: 2020 IEEE 2nd International Conference on Electronics, Control, Optimization [and Computer Science \(ICECOCS\), Kenitra, Morocco, 2020, pp. 1–6.](https://doi.org/10.1109/ICECOCS50124.2020.9314428) https://doi.org/10.1109/ ICECOCS50124.2020.9314428
- <span id="page-9-7"></span>10. Lberni A, Ahaitouf A, Marktani MA, Ahaitouf A (in press) An efficient optimization-based design of current conveyor performances. Int J Comput Aided Eng Technol

<span id="page-9-8"></span>

- <span id="page-10-0"></span>11. Sallem A, Benhala B, Kotti M, Fakhfakh M, Ahaitouf A, Loulou M (2012) Simulationbased multi-objective optimization of current conveyors: performance evaluations. In: 7th international conference on design & technology of integrated systems in nanoscale Era pp  $1-5$
- <span id="page-10-3"></span>12. Sallem A, Pereira P, Fakhfakh M, Fino H (2013) A multi-objective simulation based tool: application to the design of high performance LC-VCOs. In: Doctoral Conference on computing, electrical and industrial systems pp 459–468 Springer
- <span id="page-10-1"></span>13. Lberni A, Sallem A, Marktani MA, Ahaitouf A, Masmoudi N, Ahaitouf A (2020) An efficient multi-objective simulation-based approach for low voltage low power analog ICs. In: 2020 IEEE International Conference on Design & Test of Integrated Micro & Nano-Systems (DTS), Hammamet, Tunisia, pp. 1–5. <https://doi.org/10.1109/DTS48731.2020.9196166>
- <span id="page-10-2"></span>14. Shahmohammadi M, Babaie M, Staszewski RB (2016) A 1/f noise upconversion reduction technique for voltage-biased RF CMOS oscillators. IEEE J Solid-State Circuits 51:2610–2624
- <span id="page-10-4"></span>15. Verma R, Pandey N, Pandey R (2019) Novel CFOA based capacitance multiplier and its application. AEU-International Journal of Electronics and Communications 107:192–198
- <span id="page-10-5"></span>16. Sheikholeslami F, Navimipour NJ (2017) Service allocation in the cloud environments using multi-objective particle swarm optimization algorithm based on crowding distance. Swarm Evolutionary Comput 35:53–64
- <span id="page-10-6"></span>17. Sallem A, Benhala B, Kotti M, Fakhfakh M, Ahaitouf A, Loulou M (2013) Application of swarm intelligence techniques to the design of analog circuits: evaluation and comparison. Analog Integr Circ Sig Process 75:499–516