A Comprehensive Analysis in Recent Advances in 3D VLSI Floorplan Representations



Rohin Gupta and Sandeep Singh Gill

1 Introduction

VLSI technology has become an essential part of our daily life. Today's generation cannot even imagine life without electronic gadgets. With the increasing demand for fast with less power consumption gadgets, researchers are looking after interconnect delays and their need for power, which largely depends on long interconnects. Floorplanning (in the physical design step of the VLSI design cycle) plays an essential role in deciding the interconnect lengths, area, power consumption, and speed of the designed and manufactured chip (silicon die). The process of managing, placing, and arranging the blocks or cuboids and their netlist on the die is called floorplanning. If planning of blocks is done in XY plane, then it is called 2D floorplan. When the third dimension (Z) is added (XYZ space), it is called 3D floorplan. In both cases, the ultimate goal is to arrange the blocks or cuboids so that no modules or cuboids overlap each other and interconnects and other design parameters that cost the die's performance may be minimized. In most cases, the shape of the manufactured chip or die is rectangular or cuboidal. Most of the floorplanning problem solving is the rectangular (2D) and cuboidal (3D) one in which there should not be any overlapping between the blocks.

Since the floorplanning problem in VLSI is an NP-hard problem, there are many representations and metaheuristic approaches suggested and applied by researchers for optimized floorplanning. With the advancement in time, researchers are looking

R. Gupta (🖂)

Research Scholar, Department of Electronics and Communication Engineering, I.K. Gujral Punjab Technical University, Kapurthala, Punjab 144603, India e-mail: engg.rohin@gmail.com

S. S. Gill

Department of Electronics and Communication Engineering, National Institute of Technical Teachers Training and Research, Chandigarh 160019, India

in Electrical Engineering 962, https://doi.org/10.1007/978-981-19-6780-1_20





towards the third dimension due to many advantages. These advantages include shortening of area, interconnects, timing, etc. However, there are challenges too in 3D floorplan design. The main challenge in the 3D representation is the temperature issue. Another challenge is the proper management of 3D interconnects. The present era of technologies is working under 1 micron interconnect vias between different layers of 3D floorplan structure [1]. Much research has commenced on 2D floorplanning than on 3D floorplanning techniques. Hence, there is a lot of opportunities for the researchers in 3D floorplanning. A general 3D floorplan structure is shown in Fig. 1. There can be any number of layers of die in a 3D floorplan structure. All these layers are separated by interconnects, TSVs, and other vias.

This article mainly focuses on 3D floorplan research and is divided into various sections. Section 2 describes the differences between 2 and 3D representations, including advantages and challenges. Section 3 presents the timeline of research commenced in 3D floorplan. Section 4 describes the design metrics in the 3D floorplan. Section 5 briefly describes some of the important floorplan representations. Section 6 presents the results and discussion of various research articles. Conclusion with the future scope is drawn in the end.

2 2D Versus 3D Floorplan Representation

With extensive improvement in floorplan techniques, a lot of research occurred in the third dimension of the 3D axis, which resulted in the development of 3D floorplan techniques. There are numerous advantages of the 3D floorplan technique over 2D floorplan techniques. Some of them are as follows:

- 1. Interconnect delays are reduced as wirelength can be evidently reduced by 3D technology.
- 2. 3D packaging can replace long, global wires by using the third dimension to short, vertical, or horizontal interconnects. This helps to decrease the area, circuit

delay, system power dissipation, and other die parameters. Studies show that the reduced wire length can lead to up to 30% delay reduction in 3D chip design [2].

- 3. 3D floorplan or packaging can lead to high-bandwidth memory due to the wider and shorter bus widths.
- 4. Heterogeneous integration is possible in 3D packaging as it allows different circuit layers to be implemented by different process technologies.

Besides numerous advantages of 3D floorplan technology, there are many challenges too in meeting the requirement of the 3D floorplan. Some of these are:

- 1. Due to an increase in temperature after adding z-direction (blocks get more tightly packed).
 - There are longer interconnect delays.
 - Functional failure due to high temperature.
 - If not designed properly, there is a considerable possibility of accelerated electromigration and thermal runaway. Hence, performance and reliability issues are there.
- 2. The cooling cost is anticipated to be higher in the 3D floorplan technique as the increased temperature needs powerful cooling solutions like Thermal via solution and 3D IC cooling techniques like Fans, fins, ACs, etc.
- 3. Complex fabrication.
- 4. Increased fabrication cost.
- 5. It is not easy to convert EDA tools for 2D IC technology to 3D IC technology.

Some of the differences between 2D floorplan and 3D floorplan are summarized in Table 1 and Fig. 2.

3 Evolution of 3D Floorplan Techniques

2D floorplan techniques have been extensively used for a long time. In that too, most of the work was done manually, but with the advancement in time, advanced tools and techniques were developed to ease the process of VLSI floorplan. A lot of work is still going on in the 2D floorplan. But researchers are exploring the third dimension in the floorplan. This representation is known as 3D floorplan representation. Many 2D representations in VLSI floorplan have been extended to 3D representation. In this section, only essential and chosen literature has been incorporated. In 2002, Salewski and Barke [3] extended the 2D slicing tree representation to 3D (for the first time in slicing representation) using upper bound. In 2004, 3-Dimensional sub-Transitive Closure Graph (3D-subTCG) was proposed for the first time by Yuh et al. [4]. When checked on 3D benchmarks, this representation algorithm achieved smaller volume in a significantly smaller amount of time. In 2004, Yuh et al. [5] proposed T-tree representation for 3D floorplanning, an extension of 2D B*-Tree representation, and checked on 3D MCNC and 3D GSRC benchmark circuits (described in Sect. 5.5). In

2D floorplan	3D floorplan
In 2D, 'X' and 'Y' coordinates are used	One new coordinate, 'Z' is added with 2D to represent the 3D floorplan technique
Rectangular modules	Cuboidal module
Wirelength is long	Comparatively, wirelength is short
Less complex	More complex
Less costly	More costly

Table 1 2D versus 3D floorplan





Fig. 2 Concept of stacking in blocks

2004, Cong et al. [6] proposed a thermal-driven algorithm that integrates a resistive thermal model, a fast closed-form temperature equation, and a hybrid model for 3D floorplan, which can control the on-chip temperature effectively lowering wirelength and area simultaneously. In 2005, Ma et al. [7] proposed 3-Dimensional Corner Block List (3D CBL), which was the revision of [8] by presenting a triple list coding system to represent the relationship between cuboids. This representation can handle both slicing as well non-slicing floorplan. The results are compared with [3] and [4] and showed an immense improvement. In 2005, Cheng et al. [9] proposed an algorithm, which extended the 2D slicing floorplan to the 3D slicing floorplan. A detailed description of the slicing and non-slicing floorplan is described in Sect. 5.2. In 2006, Dong et al. [10] extended the 2D CBL to 3D CBL, described in Sect. 5.1 of this article. The results of this article were found to be suitable for 3D IC design. In 2006, Wong et al. [11] proposed an algorithm that can decouple capacitance by introducing white spaces in the modules and various layers for better noise immunity and better thermal distribution between the layers and modules, though to counter this, area, wirelength and time has to be compromised. In 2007, Zhang et al. [12]

improved 3D BSG (described in Sect. 5.3) by improving time which is linear. The 3D bounded problem is to find the achievable solution by finding the room with a minimum bounded box for the module. In 2007, Li et al. [13] introduced an algorithm using mixed-integer linear programming. Their algorithm could find and remove thermal hotspots without compromising area and wirelength in different layers of 3D structure. In 2010, Falkenstern et al. [14] developed a tool that addresses the concern of IR losses in the P/G mesh network in a 3D floorplan structure. Researchers can use this tool to explore 3D P/G mesh and IR losses for optimized performance in the structure. In 2011, Frantz et al. [15] proposed a genetic algorithm to optimize the design parameters in each tier and between the tiers of 3D structure. In 2011, Nain and Jeske [16] developed an algorithm that deals at the logic gates level within the module, converting the module into a 3D module by splitting the module into different parts, aligning them vertically to reduce the interconnect lengths between the various modules after modification of the modules. In 2013, Li et al. [17] proposed a fast algorithm that simultaneously optimized the module floorplan and placed the TSVs (Through Silicon Vias), optimizing the wirelength of the floorplan. In 2013, Wen et al. [18] proposed cluster-based 3D floorplanning to optimize area, wirelength, and power density where thermal vias were placed at reserved regions. In 2014, Khan et al. [19] proposed a new topological structure for a 3D floorplan and applied a novel algorithm to check the effectiveness of the topological structure. The topological structure is checked on some samples of floorplan problems. In 2015, Chen and Ruan [20] proposed another thermal aware algorithm for 3D floorplan, which splits, clusters, insert vias, and stacked to form a 3D floorplan. When checked on MCNC benchmarks, the algorithm showed promising results. In 2015, Quiring et al. [21] introduced a guided simulated annealing-based algorithm that optimized global interconnect routes, TSVs, and accounts for fixed-outline floorplanning. Results were checked on GSRC benchmarks. Apart from these, some literature had proposed a combination of circuit simulation and synthesis tools for their research as in Song et al. [22] and Chan et al. [23]. A summary of the timeline of 3D floorplan techniques is presented in Table 2.

4 Design Metrics for **3D** Floorplan

A researcher must keep in mind the design metrics of the chip while designing and implementing the technique/representation. Keeping in mind the design metrics, the performance of the chip can be significantly enhanced. We can define the VLSI floorplan problem to propose, design, and plan the shapes, positions, routability, orientation, etc., of modules to optimize the chip's performance (size, speed, power, etc.). The ultimate goal of the researcher in the VLSI floorplan is to:

- Minimize area or volume.
- Minimize total wire length.
- Minimize delays.

Year	Researchers	Proposed work/remarks	Objectives	Results tested on
2002	Salewski and Barke [3]	Extended the 2D slicing tree representation to 3D using upper bound. Slicing Floorplan	Constraints as volume, base area, height	No benchmark has been used. Used some samples
2004	Yuh et al. [4]	Proposed T-tree representation for 3D floorplanning, extension of 2D B*-Tree. Simulated Annealing used	Volume, wirelength, dead space, time	3D MCNC and 3D GSRC benchmark circuits
2004	Yuh et al. [5]	Proposed 3-Dimensional sub-Transitive Closure Graph (3D-subTCG)	volume, dead space, time	3D MCNC, Beasley and Okp benchmark
2004	Cong et al. [6]	Proposed a thermal-driven algorithm that integrates resistive thermal model, a fast closed-form temperature equation, and a hybrid model, control on-chip temperature lowering wirelength and area. SA is used	Area, wirelength, via, temperature, runtime	MCNC and GSRC benchmark circuits
2005	Ma et al. [7]	Proposed 3-Dimensional Corner Block List (3D CBL), which was the revision of [8]	Volume, dead space, time	Beasley and Okp benchmark circuits
2005	Cheng et al. [9]	Extended 2-D slicing floorplan to 3-D slicing floorplan. Improved results in 2D floorplan, simulated annealing method is used	volume, time	3D checked on some testing sets. 2D checked on 2D MCNC Benchmark circuits

 Table 2
 Timeline of 3D floorplan techniques

(continued)

	(containace)			
Year	Researchers	Proposed work/remarks	Objectives	Results tested on
2006	Dong et al. [10]	Extension of original 2-D CBL; simulated annealing technique is used	Volume, time	Beasley and Okp benchmark circuits
2006	Wong et al. [11]	Worked on 3D modeling of module itself, better noise immunity, and thermal distribution. Simulated annealing optimization technique is used	Area, wirelength, decoupling capacitance, temperature	GT benchmarks [25]
2007	Zhang et al. [12]	Improved 3D BSG by improving time, which is linear	volume, time, dead space	Beasley and Okp benchmark circuits
2007	Li et al. [13]	Proposed MILP algorithm incrementally optimizes the 3D layout so that the hotspots can be eliminated	Via, temperature, area, time	MCNC and GSRC benchmark used with four stacked layers
2010	Falkenstern et al. [14]	Developed tool concerning IR losses in P/G mesh network. Simulated annealing technique is used	Area, wirelength, dead space, IR drops	MCNC benchmark circuits
2011	Frantz et al. [15]	The proposed algorithm used GA to optimize the design parameters in each tier and between the tiers	Area, wire, vias, time	MCNC and GSRC benchmark circuits
2011	Nain and Jeske [16]	Deals at logic gates level within the module by splitting, aligning them vertically to reduce the interconnect lengths. Used group sequence pair with mutation part of evolutionary algorithm	Area, wirelength, number of split modules	MCNC and GSRC benchmark circuits

Table 2 (continued)

(continued)

Year	Researchers	Proposed work/remarks	Objectives	Results tested on
2013	Li et al. [17]	Proposed a fast algorithm that simultaneously optimizes the module floorplan and place the TSVs optimizing the wirelength of the floorplan	Wirelength, vias, time	GSRC benchmark circuits
2013	Wen et al. [18]	Proposed cluster-based 3D floorplanning to optimize area, wirelength, and power density where thermal vias are placed at reserved regions	Area, temperature, vias	MCNC benchmark circuits
2014	Khan et al. [19]	Proposed a new topological structure for the 3D floorplan and applied a novel algorithm to check the effectiveness of the topological structure	Volume	Checked on some samples
2015	Chen and Ruan [20]	Proposed thermal aware algorithm that splits, clusters, insert vias and stacked. SA is used	Temperature, vias	MCNC benchmark circuits
2015	Quiring et al. [21]	Proposed guided simulated annealing algorithm optimizes global interconnect routes, TSVs, and accounts for fixed-outline floorplanning	Interconnect area, time	GSRC benchmark circuits

Table 2 (continued)

- Maximize routability.
- Minimize heat dissipation and problems arising due to it.
- Maybe others like noise, interference, bandwidth, etc.

Some of the precautions that should be taken by a researcher during the planning, designing of the chip in the VLSI Floorplanning design step are as follows:

1. The size of the chip should be as small as possible.

- 2. The shape of the designed floorplan should be as square (cube) as possible.
- 3. In most cases, larger modules are placed at the side or corner of the chip, though it depends on the chip's functionality.
- 4. If possible, modules with high pad I/O terminals should be planned on the outer edge of the chip to reduce the wirelength and its resulting problems.
- 5. If possible, modules with I/O terminals (not pad I/O terminals) should be in the interior of the chip. It can result in reduced wirelength and size of the chip, which enhances the chip's performance.
- 6. Modules with higher heating effects should be kept near the sides and towards heat sinks as much as possible to reduce the impact of heating issues like thermal runaway, etc.
- 7. Modules with higher connectivity should be placed as close as possible if some significant parameter is not affected.

Some of the essential terminologies involved in 3D VLSI floorplan structure are described in the following subsections.

4.1 Cuboid (Module/Block)

A cuboid is a definition of a circuit being laid out or a constituent (or primitive) cell in the 3D representation of the VLSI Floorplan. Each cuboid in a chip has a unique module name. Some of the types of the cuboid (Module/Block) are as follows.

4.1.1 Hard Cuboid/Block

A hard cuboid/block has features like width, height, depth, and volume that remain constant, and its Input–Output pin locations are defined. It is not flexible in shape but is free to rotate.

4.1.2 Soft Cuboid/Block

A soft cuboid/block has changeable dimensions (width, height, and depth) and I/O terminal locations [3]. But the volume/area of the soft cuboid/block is always fixed. If V(i), w(i), h(i), and d(i) represent the volume, width, height, and depth of *i*th cuboid, respectively, and '*r*' denotes the shape flexibility (range of aspect ratios with height, width, and depth), then it should meet the following conditions:

$$\frac{1}{r} \leq \frac{w(i)}{h(i)} \leq r, \quad \frac{1}{r} \leq \frac{d(i)}{h(i)} \leq r, \quad \frac{1}{r} \leq \frac{w(i)}{d(i)} \leq r$$

Equivalently, shape flexibility can be defined by the following condition:

$$\frac{\max(w(C), d(C), h(C))}{\min(w(C), d(C), h(C))} \le r$$

4.1.3 Supermodule

A supermodule is a sub-floorplan that contains one or more modules. In the slicing floorplan, every internal node represents a supermodule [9].

4.1.4 Preplaced Module

A preplaced module is a special kind of constraint module, and it has no freedom to move. It is also considered as an obstacle constraint [9].

4.2 Mosaic Floorplan

When the floorplan is left with no empty spaces or volumes, then the floorplan is known as a mosaic floorplan. In a 3D mosaic floorplan, there are three surfaces: front, back, and top surface. All surfaces in either direction are connected as a 2D mosaic floorplan. Any placement of 3D modules can be added with 3D dummy modules to fill all empty space and then be represented as a 3D mosaic floorplan [24].

4.3 Benchmark Circuits

Benchmark circuits are used to check whether the proposed floorplan is feasible or not. Benchmarks are used as a standard to check floorplan representations and heuristics applied on floorplan representations. Any new model or new research on the VLSI floorplan should use these benchmarks to check and compare their results with others. Most of the literature has used the Beasley and Okp benchmarks (Table 3). Also 2D MCNC (Microelectronics Center of North Carolina) (Table 4) and the 2D GSRC (Gigascale Systems Research Center) (Table 5) benchmark circuits are used as layers with insertion of white spaces, vias, and TSVs. Other benchmark circuits include 3D MCNC and 3D GSRC [5], ISPD98 Circuit Benchmark [25].

	2 1	
Benchmarks	Number of modules	Sum of volumes
Beasley 1	10	6218
Beasley 2	17	11,497
Beasley 3	21	10,362
Beasley 4	7	7365
Beasley 5	14	16,734
Beasley 6	15	11,040
Beasley 7	8	17,168
Beasley 8	13	86,404
Beasley 9	18	138,928
Beasley 10	13	493,746
Beasley 11	15	383,391
Beasley 12	22	646,158
Okp1	50	124,358,256
Okp2	30	85,445,223
Okp3	30	123,808,466
Okp4	61	238,860,881
Okp5	97	189,874,755

Table 3 Characteristics of Beasley and Okp Benchmarks

Table 4 Characteristics of MCNC benchmarks

Benchmarks	Number of modules	Nets	Pins	I/O pads	Ideal area
Apte	9	97	287	73	46.56
Xerox	10	203	698	107	19.35
Нр	11	83	309	43	8.83
Ami 33	33	123	522	42	1.16
Ami49	49	408	953	24	35.45

4.4 Stacking in 3D Floorplan

The concept of stacking is extensively used in designing a 3D structure to minimize temperature, area, wirelength, etc. Most of the research literature has used layering and stacking of modules for the efficient performance of die. In this technique, different modules in a circuit are divided into various layers to form stacks that may be designed as thermal, white space aware for optimal performance. For example, in Fig. 2, a particular floorplan (set of modules) is divided into four parts, each containing a set of modules as layers. These layers are stacked vertically as per optimal performance in terms of area, wirelength, white spaces, temperature, etc.

Benchmarks	Number of modules	Nets	Pins	I/O pads	Ideal area
n10a	10	118	248	69	22.1679
n10b	10	133	274	86	22.1177
n10c	10	119	246	68	22.8770
n30a	30	349	723	212	20.8591
n30b	30	350	725	227	19.7781
n30c	30	390	818	271	22.2522
n50a	50	485	1050	209	19.8579
n50b	50	511	1105	269	20.3053
n50c	50	515	1097	243	20.1512
n100a	100	885	1873	334	17.9501
n100b	100	806	1797	374	16.0126
n100c	100	855	1830	323	17.1966
n200a	200	1585	3599	564	17.5696
n200b	200	1714	3640	624	17.4593
n200c	200	1532	3513	533	17.0129
n300	300	1893	4358	569	27.3170

 Table 5
 Characteristics of GSRC benchmarks

4.5 White Spaces

A desirable and willingly introduced space in the floorplan to reduce the heating problem, capacitance and inductance coupling, and other undesirable issues in the 3D floorplan is known as White space. Researchers aggressively use the technique of introducing white spaces in the VLSI floorplan technique. The thorough usability of white space is described in Wong et al. [11], Tsai et al. [26], Li et al. [27].

4.6 Ideal Volume/Area

Ideal Volume (IV)/Area (IA) or Minimum Volume/Area is the minimum volume/area taken by all blocks $(V_i)/(A_i)$ in the minimum possible cuboid/rectangle of the floorplan. It is simply the addition of individual volumes/areas of all *n* blocks in the floorplan.

$$IV = \sum (W_i * H_i * D_i)$$
$$IA = (W_i * H_i)$$

where i = 0 to n, W_i is width, H_i is height, and D_i is the depth of an individual block. Ideal area is calculated when modules are stacked in layers (tiers) in 3D floorplan representation.

4.7 Dead Space

When n blocks of the chip are packed in minimum possible volume in nonoverlapping manner (so that there is no possibility of moving the blocks without compromising the characteristics of the chip), it has still some space not occupied by any blocks, that space is known as Dead Space (DS). It is measured in percentage of FS as:

$$DS = (FS - IV)/FS * 100.$$

where FS: Floorplan Space (Implemented/Used Volume)IV:Minimum Space or Ideal Volume

Space utilization is defined as: 100 - DS.

4.8 Temperature

Temperature plays an important role in the performance of the chip. At higher temperatures, transistor performance degrades because the mobility of electrons decreases and resistivity increases. Hence, reliability decreases according to Arrhenius equation: $MTF = MTF_{o}e^{(Ea/KbT)}$ [9]. It is this design parameter where dead space can be useful. Since dead spaces are empty spaces, it can help in better regulation of temperature.

Another thing to keep in mind is that the different modules dissipate different amounts of heat. Some may dissipate more, while others may do less. Hence, the proper distribution of these modules according to their heat dissipation characteristics will result in better overall chip performance.

In 3D floorplanning, it becomes a significant and severe issue. The main focus of researchers in 3D floorplanning is mainly on reducing temperature via various techniques such as proper managing of blocks, introducing white spaces, introducing thermal vias by dividing floorplan into various layers. Li et al. [13] proposed different Thermal via techniques for better heat flow management through the floorplan. The main idea is to apply algorithms to find hot areas (or hot spots) in the floorplan. In these hot areas, thermal vias can be inserted, which helps in heat flow management. It can be better understood with the hot area problem, where encroachment of modules produces hot areas in the floorplan. Modules are placed as far as possible in the minimum possible area/volume to curb this problem. As shown in Fig. 3, a hot area



Fig. 3 Insertion of thermal vias at the high-temperature area

is recognized at a particular layer location. Then a white space is created by moving blocks and inserting thermal vias at that location. This technique is extensively used, which highly enhances the performance of the chip.

For thermal modeling of floorplan, each tier is usually modeled as a resistive network with current sources. This model of current and resistance can be used to determine the temperature of a particular stack. Compared to actual simulated results, this model has less than an error of 2% [28].

If the structure is divided into various tiers, where the top layer is used as a heat sink, then the maximum temperature of each layer can be calculated [6, 29] as:

$$T = \sum_{i=1}^{k} \left[R(i) \sum_{j=1}^{i} P(j) \right] + R(b) \sum_{i=1}^{k} P(i)$$

where R(i): Thermal resistance of the *i*th layer

R(b): Thermal resistance of the bottom layer

P(i): Power density at *i*th layer.

5 3D Floorplan Representations and Techniques

Many representations and techniques have been described in different research articles. Some of the techniques involve using algorithmic techniques of 2D as intratier and its extended version that is applied between various tiers of 3D floorplan (inter-tier) [15, 16]. Some of the intra-tier (within the layer) techniques are:

- Rotation of blocks (swapping width and height of blocks)
- Deletion and insertion of blocks

A Comprehensive Analysis in Recent Advances in 3D VLSI ...

- Movement of blocks
- Swapping of blocks
- Invert blocks

Some of the 3D techniques (inter tier (between the layers)) that can be used while designing algorithmic tools are:

- Swap blocks between two tiers (layers)
- Deletion and insertion of blocks between tiers
- Movement of blocks between tiers
- Slack movement to minimize interconnects and chip temperature.

The above-mentioned steps are usually used in optimization techniques for the optimized result that can be deterministic, evolutionary, swarm, and other optimization techniques.

Though there are many representations for 3D floorplan, only some of the crucial (volume-based) models for 3D floorplan structure are briefed in the following subsections.

5.1 3D CBL

3D CBL [7] is a revised version of 2D CBL [8, 30]. In 3D Corner Block List representation, every cube is divided into various cuboidal rooms (Fig. 4). Each room is assigned with no more than one cuboid. In this representation, the root of the tree is placed at the upright corner of the 3D floorplan.

Fig. 4 Corner block insertion technique





Fig. 5 3D slicing floorplan representation and equivalent floorplan

5.2 3D Slicing Floorplan

Similar to 2D slicing floorplan [31] representation, 3D representation [9] can be presented as slicing floorplan. The main difference between the two is that in 3D representation, one more cut, 'Z', is added other than 'X' and 'Y' ('H' or 'V') cut. As shown in Fig. 5, initially, the 'X' cut has to be made, then the 'Y' cut is made, resulting in the separation of '1' and '3' cuboids. In the same way, other cuboids can be represented or separated.

5.3 3D BSG

A 2D BSG [32] is revised to 3D BSG in [12] with some revision in terminologies. A room in 3D BSG is a cubic space in x, y, z directions. Any room in 3D BSG is denoted by its left-front-bottom corner (x, y, z), and edges connecting any two rooms share some units between them. Structure with 'a' rooms in x-direction, 'b' rooms in the y-direction, and c rooms in the z-direction is expressed as 3D-BSG_{a*b*c} (Fig. 6).

5.4 3D B*-Tree

A binary tree representation in the floorplan can be extended to 3D B*-Tree representation via applying B*-Tree representation in each tier of the floorplan. It means that the 2D B*-tree representation proposed by Chang et al. [33] is designed at each tier. Due to the layering of the floorplan in the 3D model, area and wirelengths are significantly reduced, which in turn reduces the adverse effects that arise due to long wirelength [14]. Figure 7 shows the binary representation in each tier with a total of two tiers.



Fig. 6 Extension of 2D BSG to 3D BSG representation



Fig. 7 A 2 tier with B*-Tree representation in each tier

5.5 T-Tree Representation

T-Tree [5] representation is an extension of B*-Tree representation [33] in which there is one more dimension added. The children of T-Tree represent the geometric relationship with the parent node. As shown in Fig. 8, node ' n_i ' is the parent node, and node ' n_j ', ' n_k ', and ' n_i ' are the children of ' n_i '. In T-Tree representation, there is a maximum of three children. These three child nodes take either x, y, or z position in floorplan placement. In Fig. 8, node ' n_j ' (Being in left direction) takes the block in the x-direction of the parent node, ' n_k ' (Middle direction) places the block in



Fig. 8 A T-Tree representation for 3D structure

the z-direction of the parent node, and ' n_1 ' (Right direction) places the block in the y-direction of the parent node.

6 Results and Discussions

The implementation of the 3D floorplan in the floorplan part of the VLSI Design cycle is quite vast than the 2D floorplan since there are many research areas in which a researcher can work. It is clear from Table 2 that most of the research articles are using the simulated annealing method as an optimization technique [4, 6, 8–10, 20, 21]. A few have worked on genetic algorithms, as in [15]. Some literature has extended/revised 2D floorplan representation. Some has used 2D floorplan representations in various tiers to form 3D structure. The technique of dividing modules into different layers has also been incorporated [16]. The parameters range is quite vast, including the area (in layers), vias, volume, wirelength, timing, temperature, power consumption, etc. Researchers' proposed work is checked on many types of benchmark circuits (Briefed in Sect. 4.3). Some have worked on some sample tests. Most researchers have implemented their algorithms in the C++ language. For reference, Table 6 shows the result comparison of 3D floorplan representation of some literature, in which parameters used are volume, dead space, and time, and results were checked on Beasley and Okp benchmark circuits. It has been found that with the passing years, results have improved, though there is continuous research going on to improve thermal distribution in the 3D floorplan technique.

Table 6 Resu	It comparison of	f researcl	h articles that ha	ve used B	easley and	Okp Benc	chmarks fc	or their resea	nrch. (Time	e in secor	nds and de	ead space	e is in pere	centage)
Benchmark	CBL [10]		ECBL [10]		ST [4]			SubTCG	4		CBL [7]		Fast 3D- [12]	BSG
	Volume	Time	Volume	Time	Volume	Dead	Time	Volume	Dead	Time	Dead	Time	Dead	Time
Beasley 1	8772	4	7820	∞	8710	space 28.6	7.7	7504	space 17.1	8.5	space 23.5	6	space 17.1	5.09
Beasley 2	13,920	9	13,910	11	14,664	21.5	45.2	12,402	7.2	28.5	7.0	7	14.7	10.8
Beasley 3	13,608	7	13,430	14	16,016	35.3	44.1	12,640	18.0	22.4	17.0	12	12.9	20.5
Beasley 4	10,125	4	9568	9	13,800	26.0	3.0	13,064	21.8	2.0	1	I	1	
Beasley 5	20,520	s	19,140	10	22,750	26.4	18.2	18,912	11.5	16.0	13.5	12	12.3	7.77
Beasley 6	15,554	s	14,520	11	14,994	26.3	27.9	13,200	16.3	24.8	15.4	20	16.8	17.1
Beasley 7	20,640	4	20,574	2	24,570	30.1	3.8	20,574	16.5	2.3	24.6	4	16.5	1.53
Beasley 8	111,600	s	101,520	6	132,275	37.2	15.4	98,280	15.5	19.4	1	I	1	
Beasley 9	193,450	9	179,928	12	174,496	23.6	30.6	167,751	20.5	17.2	I	I	I	
Beasley 10	596,970	s	596,970	6	660,480	25.2	13.0	575,685	14.2	10.8	15.2	10	17.5	4.53
Beasley 11	494,914	S	473,110	10	486,381	24.8	17.5	438,702	12.6	9.8	13.2	10	10.9	12.1
Beasley 12	911,232	7	843,360	15	922,080	29.9	100	823,816	21.5	58.5	21.2	40	18.9	36.1
													(00)	ntinued)

Table 6 (cont	tinued)													
Benchmark	CBL [10]		ECBL [10]		ST [4]			SubTCG [[4]		CBL [7]		Fast 3D- [12]	BSG
	Volume	Time	Volume	Time	Volume	Dead	Time	Volume	Dead	Time	Dead	Time	Dead	Time
						space			space		space		space	
Okp1	190,175,424	11	185,468,640	33	$\begin{array}{c} 2.16 \times \\ 10^8 \end{array}$	42.6	1607.2	$rac{1.73}{10^8} imes$	28.4	387.3	29.1	202	24.6	193
Okp2	123,675,000	8	117,855,000	20	1.28×10^8	33.2	285.3	$\begin{array}{c} 1.10 \times \\ 10^8 \end{array}$	22.3	73.8	27.0	57	18.9	52.4
Okp3	175,537,000	8	169,089,024	20	1.85×10^{8}	33.1	280.7	$\frac{1.60}{10^8}\times$	23.0	70.6	26.3	56	20.1	46.9
Okp4	336,526,344	13	328,069,700	40	$\begin{array}{c} 4.17 \times \\ 10^8 \end{array}$	42.8	791.3	$\frac{3.28}{10^8}$ ×	27.3	501.9	28.6	320	26.6	252
Okp5	293,910,000	22	279,360,000	68	$\begin{array}{c} 4.48 \times \\ 10^8 \end{array}$	57.7	607.8	$\begin{array}{c} 2.95 \times \\ 10^8 \end{array}$	35.8	565.9	36.2	340	20.4	412

 Table 6 (continued)

7 Conclusion and Future Work

This article presents a comprehensive view of recent trends in 3D floorplan representation and techniques. The authors have explored a lot of research articles (including 2D floorplan), and only important and relevant 3D floorplan techniques and sources have been incorporated in this article. Various parameters, techniques, representations with benchmark circuits have been briefed. It can be deduced that compared to 2D floorplan techniques, 3D is quite vast and is less examined. Hence, much research work can be commenced due to higher opportunities for the researchers in this field.

It can be inferred from Table 2 that different optimization techniques have not been tested thoroughly on the new and revised 3D floorplan techniques, which were extensively used in 2D designs. Many research articles have tested their algorithms on some test samples and not on benchmark circuits. Researchers can verify and test the results on the standard benchmarks using existing and new optimization techniques. These algorithms can be tested within the blocks, layers, volume (as whole), area, volume (modules), temperature, wirelengths, vias, etc. Also, immense research is going on in cooling techniques of 3D floorplan techniques.

Acknowledgments This work is supported by I.K. Gujral Punjab Technical University, Kapurthala, India. The authors would like to extend their gratitude to the university for all the support.

References

- Bernstein, K., Andry, P., Cann, J., Emma, P., Greenberg, D., Haensch, W., Ignatowski, M., Koester, S., Magerlein, J., Puri, R., & Young, A. (2007). Interconnects in the third dimension: Design challenges for 3D ICs. In 44th ACM/IEEE Design Automation Conference (pp. 562– 567). San Diego, CA, USA.
- Sheng, S., Chandrakasan, A., & Brodersen, R. W. (1992). A portable multimedia terminal. *IEEE Communications Magazine*, 30(12), 64–75.
- Salewski, S., & Barke, E. (2002). An upper bound for 3D slicing floorplans. In Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design (pp. 567–572). India.
- Yuh, P.-H., Yang, C.-L., Chang, Y.-W., & Chen, H.-L. (2004). Temporal floorplanning using 3DsubTCG. In ASP-DAC 2004: Asia and South Pacific Design Automation Conference (pp. 725– 730). Yokohama, Japan.
- Yuh, P.-H., Yang, C.-L., Chang, Y.-W., & Chen, H.-L. (2004). Temporal floorplanning using the T-tree formulation. In: *IEEE/ACM International Conference on Computer Aided Design*, 2004. ICCAD-2004 (pp. 300–305). San Jose, CA, USA.
- Cong, J., Wei, J., & Zhang, Y. (2004). A thermal-driven floorplanning algorithm for 3D ICs. In IEEE/ACM International Conference on Computer Aided Design, ICCAD-2004 (pp. 306–313). San Jose, CA, USA.
- Ma, Y., Hong, X., Dong, S., & Cheng, C. K. (2005). 3D CBL: An efficient algorithm for general 3D packing problems. In: 48th Midwest Symposium on Circuits and Systems (pp. 1079–1082). Covington, KY, USA.
- Hong, X., Huang, G., Cai, Y., Gu, J., Dong, S., Cheng, C.-K., & Gu, J. (2000). Corner block list: an effective and efficient topological representation of non-slicing floorplan. In *IEEE/ACM*

International Conference on Computer Aided Design. ICCAD 2000. IEEE/ACM Digest of Technical Papers (pp. 8–12). San Jose, CA, USA

- Cheng, L., Deng, L., & Wong, M. D. F. (2005). Floorplanning for 3-D VLSI design. In Proceedings of the ASP-DAC 2005. Asia and South Pacific Design Automation Conference (pp. 405–411). Shanghai, China.
- Dong, S., Wang, R., Guo, F., Yuan, J., & Hong, X. (2006). Floorplanning by a revised 3-D corner block list with sub-C+-tree. In 9th Joint International Conference on Information Sciences (JCIS-06) (pp. 429–432). Atlantis Press.
- Wong, E., Minz, J., & Lim, S. K. (2006). Multi-objective module placement for 3-D system-onpackage. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 14(5), 553–557.
- Zhang, L., Dong, S., Hong, X., & Ma, Y. (2007). A fast 3D-BSG algorithm for 3D packing problem. In 2007 IEEE International Symposium on Circuits and Systems (pp. 2044–2047). New Orleans, LA, USA.
- Li, Z., Hong, X., Zhou, Q., Zeng, S., Bian, J., Yu, W., Yang, H. H., Pitchumani, V., & Cheng, C.-K. (2007). Efficient thermal via planning approach and its application in 3-D floorplanning. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 26(4), 645–658.
- Falkenstern, P., Xie, Y., Chang, Y.-W., & Wang, Y.: Three-dimensional integrated circuits (3D IC) floorplan and power/ground network co-synthesis. In 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC) (pp. 169–174). Taipei, Taiwan.
- Frantz, F., Labrak, L., & O'Connor, I. (2011). 3D-IC floorplanning: Applying metaoptimization to improve performance. In 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip (pp. 404–409). Hong Kong, China.
- Nain, R. K., & Chrzanowska-Jeske, M. (2011). Fast placement-aware 3-D floorplanning using vertical constraints on sequence pairs. *IEEE Transactions on Very Large Scale Integration* (VLSI) Systems, 19(9), 1667–1650.
- Li, C., Mak, W., & Wang, T. (2013). Fast fixed-outline 3-D IC floorplanning with TSV coplacement. *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, 21(3), 523–532.
- Wen, C., Chen, Y., & Ruan, S. (2013). Cluster-based thermal-aware 3D-floorplanning technique with post-floorplan TTSV insertion at via-channels. In *Fifth Asia Symposium on Quality Electronic Design (ASQED 2013)* (pp. 200–207). Penang, Malaysia.
- Khan, A. K., Vatsa, R., Roy, S., & Das, B. (2014). A new efficient topological structure for floorplanning in 3D VLSI physical design. In 2014 IEEE International Advance Computing Conference (IACC) (pp. 696–701). Gurgaon, India.
- Chen, Y., & Ruan, S. (2015). A cluster-based reliability- and thermal-aware 3D floorplanning using redundant STSVs. In 2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (pp. 349–354). Daejeon, Korea (South).
- Quiring, A., Olbrich, M., & Barke, E. (2015). Fast global interconnnect driven 3D floorplanning. In 2015 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (pp. 313–318). Daejeon, Korea (South).
- Song, T., Panth, S., Chae, Y.-J., & Lim, S.K. (2015) Three-tier 3D ICs for more power reduction: Strategies in CAD, design, and bonding selection. In *Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD '15)* (pp. 752–757). Austin, TX, USA: IEEE Press.
- Chan, W. J., Kahng, A. B., & Li, J. (2016). Revisiting 3DIC benefit with multiple tiers. In Proceedings of ASP-DAC/VLSI Design 2002. 2016 ACM/IEEE International Workshop on System Level Interconnect Prediction (SLIP) (pp. 1–8). Austin, TX, USA.
- Wang, R., Young, E. F. Y., & Cheng, C. (2009). Representing topological structures for 3-D floorplanning. In 2009 International Conference on Communications, Circuits and Systems (pp. 1098–1102). Milpitas, CA, USA.
- Alpert, C. J. (1998). The ISPD98 circuit benchmark suite. In *Proceedings of the 1998 Inter*national Symposium on Physical Design (ISPD '98) (pp. 80–85). NY, USA: Association for Computing Machinery.

- Tsai, M., Wang, T., & Hwang, T. (2011). Through-silicon via planning in 3-D floorplanning. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19(8), 1448–1457.
- Li, J. X., Liu, W., Du, H., Wang, Y., Ma, Y., & Yang, H. (2013). Whitespace-aware TSV arrangement in 3D clock tree synthesis. In 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (pp. 115–120). Natal, Brazil.
- Wilkerson, P., Raman, A., & Turowski, M. (2004). Fast, automated thermal simulation of three-dimensional integrated circuits. In *The Ninth Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems* (pp. 706–713). Las Vegas, NV, USA.
- Cong, J., Luo, G., Wei, J., & Zhang, Y. (2007). Thermal-aware 3D IC placement via transformation. In 2007 Asia and South Pacific Design Automation Conference (pp. 780–785). Yokohama, Japan.
- Ma, Y., Dong, S., Hong, X., Cai, Y., Cheng, C.-K., & Gu, J. (2001). VLSI floorplanning with boundary constraints based on corner block list. In *Proceedings of the ASP-DAC 2001. Asia* and South Pacific Design Automation Conference (pp. 509–514). Yokohama, Japan.
- Young, F. Y., & Wong, D. F. (1999). Slicing floorplans with boundary constraint. In *Proceedings* of the ASP-DAC '99 Asia and South Pacific Design Automation Conference (pp. 17–20). Hong Kong, China.
- 32. Nakatake, S., Fujiyoshi, K., Murata, H., & Kajitani, Y. (1996). Module placement on BSGstructure and IC layout applications. In *Proceedings of International Conference on Computer Aided Design* (pp. 484–491). San Jose, CA, USA.
- Chang, Y.-C., Chang, Y.-W., Wu, G.-M., & Wu, S.-W. (2000). B*-trees: a new representation for non-slicing floorplans. In *Proceedings 37th Design Automation Conference* (pp. 458–463). Los Angeles, CA, USA.