

# Chapter 4

## BTI Analysis Tool (BAT) Model Framework—Generation of Interface Traps



Souvik Mahapatra, Narendra Parihar, Subhadeep Mukhopadhyay, and Nilesh Goel

### 4.1 Introduction

As discussed in the earlier chapters, Negative Bias Temperature Instability (NBTI) became an important reliability concern with the migration from Silicon Dioxide ( $\text{SiO}_2$ ) to Silicon Oxynitride ( $\text{SiON}$ ) gate insulator MOSFETs [1–7]. It continues to remain as a concern for dual layer ( $\text{SiO}_2$  or  $\text{SiON}$  Interlayer (IL) and Hafnium Dioxide ( $\text{HfO}_2$ ) High-K layer) High-K Metal Gate (HKMG) gate insulator-based bulk [8–13] and Fully Depleted Silicon On Insulator (FDSOI) [14, 15] planar MOSFETs, bulk and SOI FinFETs [15–28], as well as Gate All Around Stacked Nanosheet FETs [29–32], with either Silicon (Si) or Silicon Germanium (SiGe) channel. The key features of NBTI are summarized hereinafter (reproduced from Chap. 3, Sect. 3.1).

As described in Chap. 1, Sect. 1.3, NBTI results in gradual buildup of positive charges in a p-MOSFET gate insulator and causes threshold voltage ( $\Delta V_T$ ) in time under the application of a negative gate bias ( $V_G$ ).  $\Delta V_T$  accelerates at higher magnitude of  $V_G$  during stress ( $V_G = V_{GSTR}$ ) and higher temperature ( $T$ ), governed by the Voltage Acceleration Factor (VAF) and Arrhenius  $T$  activation energy ( $E_A$ ) respectively. The parametric shift accrued during stress partially recovers after stress when the magnitude of  $V_G$  is reduced or removed ( $V_G = V_{GREC}$  or 0 V), and therefore, AC stress results in lower  $\Delta V_T$  than DC. The AC to DC ratio depends on the Pulse Duty Cycle (PDC) and pulse low bias ( $V_{GLOW}$ ); however, it may or may not depend on the frequency ( $f$ ) of the gate pulse (depends on AC stress mode). On the other hand, NBTI recovery necessitates the use of ultra-fast methods for artifact free measurements, which is discussed in Chap. 1, Sect. 1.2.

---

S. Mahapatra (✉) · N. Parihar · S. Mukhopadhyay · N. Goel  
Department of Electrical Engineering, Indian Institute of Technology Bombay, Powai, Mumbai  
400076, India  
e-mail: [souvik@ee.iitb.ac.in](mailto:souvik@ee.iitb.ac.in)


As described in Chap. 2, the time kinetics of measured  $\Delta V_T$  and related parameters, such as the power law slope ( $n$ ) at longer stress time ( $t_{STR}$ ), VAF,  $E_A$ ,  $T$  dependence of VAF during stress and Fraction Remaining (FR) during recovery after stress (FR is defined as  $\Delta V_T$  at  $t = t_{REC}$  after stress to that at  $t = t_{STR}$  at the end of stress) depend on different transistor processes. In modern HKMG gate insulator-based p-MOSFETs, some of the key processes that influence NBTI are Nitrogen content (N%) in the gate insulator and Germanium content (Ge%) in the channel. The magnitude of  $\Delta V_T$  increases, while the associated  $n$ , VAF,  $E_A$ ,  $T$  dependence of VAF and FR reduce with higher N%. On the other hand, the magnitude of  $\Delta V_T$  reduces, while the associated  $n$ , VAF,  $E_A$ ,  $T$  dependence of VAF and FR increase with higher Ge%. Moreover, NBTI reduces with fin length and fin width scaling in FinFETs, sheet length scaling in GAA-SNS FETs and larger spacing (SA) between the Shallow Trench Isolation (STI) and device active in FDSOI MOSFETs; however, it increases with sheet width scaling in GAA-SNS FETs.


Any practical and technologically relevant modeling framework should be able to explain the experimental features listed in Chap. 3, Sect. 3.1. The BTI Analysis Tool (BAT) framework described in this book models NBTI parametric drift using uncorrelated contributions from generated interface traps (density  $\Delta N_{IT}$ ) and bulk gate insulator traps (density  $\Delta N_{OT}$ ), and hole trapping in preexisting bulk gate insulator traps (density  $\Delta N_{HT}$ ). Several independent experimental evidences regarding the impact of these underlying subcomponents are demonstrated in Chap. 3. In this chapter, the Reaction Diffusion (RD) model is explained to calculate the time kinetics of  $\Delta N_{IT}$ . Other subcomponents are modeled in Chaps. 5 and 6.

## 4.2 BTI Analysis Tool (BAT) Framework

Figure 4.1 illustrates the BAT framework used throughout this book and the underlying subcomponents of NBTI degradation [12]. The time kinetics of measured  $\Delta V_T$  is due to uncorrelated contributions from generated interface ( $\Delta V_{IT}$ ) and bulk gate

**Fig. 4.1** Schematic of the BTI Analysis Tool (BAT) framework used in this book to model measured  $\Delta V_T$  kinetics during and after DC and AC NBTI stress






**Fig. 4.2** Schematic of the Reaction Diffusion (RD) model with defect-assisted dimerization and reverse process to calculate the time kinetics of trap generation and passivation respectively (a) during and (b) after NBTI stress, example is shown for (c) HKMG gate insulator. The RD model equations are described in Sect. 4.3

insulator ( $\Delta V_{OT}$ ) traps, and hole trapping in preexisting bulk gate insulator defects ( $\Delta V_{HT}$ ). Note that the electrically active gate insulator defects are denoted as traps, and these terms would be interchangeably used in this book.

Figure 4.2 illustrates the double interface Reaction Diffusion (RD) model [12, 33, 34], which is used to calculate the generation and passivation of interface traps in this book. The RD model calculates the depassivation and re-passivation of Hydrogen (H) passivated defects at the channel/interlayer (IL) interface and inside the bulk of the HKMG gate stack. For simplicity, all bulk defects are lumped into a suitable “second interface” which is assigned to the IL/High-K interface for HKMG gate insulator, as illustrated in this example. The “second interface” can be defined at the center of the gate insulator for a single-layer  $\text{SiO}_2$  or  $\text{SiON}$  gate stack. The RD model is discussed in Sect. 4.3.

Figure 4.3 illustrates the energy band diagram of a dual layer HKMG stack (a) during and (b) after stress. RD model calculates trap kinetics at the channel/IL and IL/High-K interfaces. The traps are presumed donor type, and therefore, only the ones energetically located above the Fermi level of the substrate would be positively charged and contribute ( $\Delta V_{IT}$ ) to  $\Delta V_T$  during stress (any generated traps located below the Fermi level is not shown). During recovery, some of these traps would go below the Fermi level and would capture electrons to neutralize. Therefore, they would not contribute to  $\Delta V_T$ , although they can physically exist (and at a later time can get re-passivated). Trap occupancy is calculated by the Transient Trap Occupancy Model (TTOM) [12], which is discussed in Chap. 5.

Trapping (and detrapping) of holes into (and out of) preexisting gate insulator defects give rise to hole trapping contribution ( $\Delta V_{HT}$ ) to  $\Delta V_T$  as shown in Fig. 4.1. This is calculated by the Activated Barrier Double Well Thermionic (ABDWT) model [35], which is discussed in Chap. 5. Contribution due to generated bulk gate insulator traps ( $\Delta V_{OT}$ ) also contributes, Fig. 4.1. This is calculated by the Reaction Diffusion Drift (RDD) model [36] and is discussed in Chap. 6.



**Fig. 4.3** Transient Trap Occupancy Model (TTOM) for the calculation of interface trap occupancy (a) during and (b) after stress; the example is shown for a HKMG gate insulator. The TTOM equations are described in Chap. 5


Note that the bulk trap generation is possibly due to breaking of Si-O-Si bonds (Si: Silicon, O: Oxygen) or other (different) H passivated defects to create Si-Si dimer or other forms of Oxygen vacancy ( $O_V$ ) [37] (note that the chemical nature of defects is discussed in Sect. 4.6). The bulk trap generation is related to hot holes generated by the Anode Hole Injection (AHI) mechanism [38], which is discussed in Chap. 6. However, the interface trap generation is triggered by the tunneling of inversion layer (cold) holes, which is discussed in this chapter.

### 4.3 Reaction Diffusion (RD) Model

Figure 4.4 illustrates different versions of the RD model proposed in the literature. The time kinetics of interface traps has been modeled first using the conventional RD framework [39, 40], which suggests the depassivation (during stress) and repassivation (after stress) of H passivated defects at the channel/gate insulator interface. The released H atoms diffuse into the oxide (and beyond) during stress, as illustrated in Fig. 4.4 (a), and diffuse back toward the interface after stress. The framework is reaction limited at short time and atomic H diffusion limited at long time during stress [40]. Note, this basic version of the RD model could explain the power law time dependence of measured NBTI kinetics during stress with a time slope  $n \sim 1/4$ , which has been reported in older publications [1, 2, 5, 7]. It could also explain the frequency independence of NBTI during AC stress [41], reported in early experiments [42] (see Chap. 1, Sect. 1.3 and Chap. 14 for a discussion on the  $f$  dependence or independence of NBTI).

However, all the direct methods to measure interface trap generation are intrinsically slow and suffer from recovery-related artifacts (lower magnitude and higher time slope  $n$ ) as the stress is interrupted for measurement. As shown in Chap. 3, Sect. 3.2, measured time kinetics of  $\Delta N_{IT}$  after delay correction results in  $n \sim 1/6$ , which is universally observed across different stress conditions.

**Fig. 4.4** Different versions of RD model: (a) basic with only H diffusion, (b) dimerization of H into  $H_2$  and diffusion of  $H_2$ , and (c) defect-assisted dimerization of H into  $H_2$  and diffusion of  $H_2$  (also shown in Fig. 4.2 where the bulk defects are lumped into an effective second interface for simplicity)



Therefore, the RD model has been suitably modified by adding dimerization of atomic H into molecular  $H_2$  as illustrated in Fig. 4.4 (b) [3, 33, 34, 43]. This model is reaction limited at shorter time, governed by the conversion of H to  $H_2$  at moderate time and  $H_2$  diffusion limited at longer time during stress; the opposite processes occur during recovery after stress. The model can explain the measured and delay corrected  $n \sim 1/6$  time slope at long-time stress and frequency independence for AC stress [33]. However, it is shown later that the dimerization of two H atoms into  $H_2$  is stochastically less probable in small area devices [44], and moreover, the reverse dissociation of  $H_2$  into H requires a very large  $T$  activation energy of  $E_A = 4.5$  eV [45]. Therefore, the defect-assisted dimerization model is preferred, Fig. 4.4 (c), which is discussed next. The defect-assisted version is consistent between the deterministic and stochastic implementations, as demonstrated in [46]. The interested reader may refer to [34] for further details on various versions of the RD model.

### 4.3.1 RD Model with Defect-Assisted Dimerization

Figure 4.2 illustrates the RD model with defect-assisted (a) dimerization of H into  $H_2$  during stress and (b) reverse conversion of  $H_2$  to H during recovery after stress for a (c) HKMG gate insulator stack. During stress, inversion layer holes break the H passivated defects (X-H) at the channel/IL interface, and the detailed mechanism is discussed later in this section. The released H atoms from broken X-H bonds diffuse into the gate insulator and react with other H passivated defects (Y-H bonds, lumped at the IL/High-K interface for simplicity) to produce  $H_2$  molecules (defect-assisted dimerization). The generated  $H_2$  molecules diffuse into the gate insulator bulk and backend. During recovery,  $H_2$  molecules diffuse back and passivate the bulk insulator

defects, and the generated H atoms subsequently diffuse and passivate the defects at the channel/gate insulator interface. The chemical nature of defect precursors is discussed in Sect. 4.6, and due to uncertainties, they are denoted as X-H and Y-H bonds in this book. The model remains valid for single-layer SiO<sub>2</sub> or SiON gate insulators, where the bulk defects can be lumped into an imaginary interface at the center of the gate insulator stack.

The RD model with defect-assisted dimerization is explained by the following chemical reactions:



The charged state (occupancy) of X—at the channel/gate insulator interface and of Y—inside the gate insulator bulk is determined by whether these defects, presumed donor like, are energetically located above (positively charged) or below (neutral) the Fermi level (of the substrate) during stress and post-stress phases, see Fig. 4.3. As mentioned before, this aspect is handled using the TTOM framework and is discussed in Chap. 5. Total  $\Delta V_{IT}$  is calculated by summing the contributions from  $\Delta V_{IT1}$  at the channel/IL and  $\Delta V_{IT2}$  at the IL/High-K interfaces, by using appropriate capacitance ratios, and counting only traps that are energetically above the Fermi level during or after stress from the TTOM framework.

Note that during stress, the released H atoms have to find H passivated defects in the gate insulator bulk to initiate the depassivation reactions, and during recovery, the returning H<sub>2</sub> molecules have to find the un-passivated defects to initiate the re-passivation reactions. However, the diffusivity of H atoms is much larger than that of H<sub>2</sub> molecules [3]. Therefore, the H atoms can quickly find the required precursors during stress, Fig. 4.2 (a), but the H<sub>2</sub> molecules would need to hop till they can find the un-passivated defects during recovery, Fig. 4.2 (b), before the respective forward and reverse reactions can proceed [33]. The H<sub>2</sub> molecules would hop more when the difference between the stress and recovery time is large (relatively shorter stress time and longer recovery time), due to limited availability of the un-passivated defects that can take part in the reverse reaction. Furthermore, a fraction of the H atoms and/or H<sub>2</sub> molecules can get temporarily locked out of the diffusion domain, due to trapping/bonding or otherwise, and become unavailable for the reaction and/or diffusion processes [39, 47]. The H<sub>2</sub> hopping and lock-in processes have been simulated and their roles in slowing down the recovery kinetics have been verified in the stochastic simulation domain [46]. However, in the continuum (deterministic) simulation domain, these effects are handled by slowing down the diffusivity of H<sub>2</sub> molecules with the passage of time *only* during recovery after stress [33, 48].

The forward and reverse reactions at the channel/IL (first) and IL/High-K (second) interfaces, as per the chemical reactions shown in Eq. 4.1 and Eq. 4.2 respectively, are given by the following equations [12]:

$$\frac{dN_{IT(1)}}{dt} = K_{F1}(N_{0(1)} - N_{IT(1)}) - K_{R1}N_{IT(1)}N_{H(1)} \quad (4.3)$$

$$\frac{dN_{IT(2)}}{dt} = K_{F2}(N_{0(2)} - N_{IT(2)})N_{H(2)} - K_{R2}N_{IT(2)}N_{H2(2)} \quad (4.4)$$

where  $N_0$ ,  $N_{IT}$ ,  $N_H$  and  $N_{H2}$ , respectively, are the H passivated defect, trap (after H depassivation), atomic and molecular Hydrogen densities at the first (1) and second (2) interfaces, while  $K_{F1}$ ,  $K_{F2}$  and  $K_{R1}$ ,  $K_{R2}$  are the corresponding forward and reverse reaction rates. The flux balance is done by the following equations:

$$\frac{\delta}{2} \frac{dN_{H(1)}}{dt} = D_H \frac{dN_{H(1)}}{dx} + \frac{dN_{IT(1)}}{dt} \quad (4.5)$$

$$\frac{\delta}{2} \frac{dN_{H2(2)}}{dt} = D_{H2} \frac{dN_{H2(2)}}{dx} \quad (4.6)$$

where  $\delta$  is the interfacial layer thickness ( $=1.5 \text{ \AA}$ ), and  $D_H$  and  $D_{H2}$  are the diffusivities of atomic and molecular Hydrogen respectively. The diffusion of H and  $H_2$  species is governed by the following equations:

$$\frac{dN_H}{dt} = D_H \frac{d^2 N_H}{dx^2} \quad (4.7)$$

$$\frac{dN_{H2}}{dt} = D_{H2} \frac{d^2 N_{H2}}{dx^2} \quad (4.8)$$

The hopping and lock-in related slowing down of  $H_2$  diffusion during recovery is handled by the following equation:

$$D_{H2}(t) = \frac{D_{H2\_STRESS}}{\left(1 + A * \left(\frac{t}{t_{STR}}\right)\right)} \quad (4.9)$$

where  $t$  is the recovery time,  $t_{STR}$  is stress time and  $D_{H2\_STRESS}$  is the diffusivity value used during stress and  $A$  is the diffusivity reduction parameter.

The first interface forward reaction rate ( $K_{F1}$ ) depends on  $V_{GSTR}$ ,  $T$  and transistor process and materials, and is explained below. All other forward (second interface) and reverse (first and second interfaces) reaction rates and diffusivities of H and  $H_2$  are only Arrhenius  $T$  activated and are process independent. The diffusivity reduction parameter only depends on the device architecture ( $A = 7$  is used for planar MOSFETs and  $A = 35$  for FinFETs and GAA-SNS FETs). The process-independent RD model parameters is listed in Table 4.1, and same values are used to analyze different devices throughout this book.

**Table 4.1** Process (or technology)-independent RD model parameters used throughout this book. These parameters are Arrhenius  $T$  activated:  $X = X_0 \exp(-E_A/kT)$ , where  $X_0$  is the pre-factor and  $E_A$  is the  $T$  activation energy of the parameter of interest ( $X$ ). The diffusivity pre-factors are mentioned for IL/High-K and beyond

Parameter	Unit	Pre-factor	$E_A$ (eV)
$K_{F2}$	$\text{cm}^3/\text{s}$	5750	0.235
$K_{R1}$	$\text{cm}^3/\text{s}$	$5 \times 10^{-6}$	0.12
$K_{R2}$	$\text{cm}^3/\text{s}$	$7.5 \times 10^{-4}$	0.2
$D_H$	$\text{cm}^2/\text{s}$	$2 \times 10^{-2}/4 \times 10^{-5}$	0.2
$D_{H2}$	$\text{cm}^2/\text{s}$	$9.5 \times 10^{-11}/9.5 \times 10^{-8}$	0.5

### 4.3.2 Physical Mechanism of Interfacial Defect Dissociation

Figure 4.5 illustrates the H passivated defect dissociation process at the first interface and lists the equations governing  $K_{F1}$  [12, 33, 34]. During stress, the inversion layer holes aided by oxide electric field ( $E_{OX}$ ) tunnel to the interfacial X-H bonds. These bonds are already polarized (by factor  $p$ ) in the presence of  $E_{OX}$ , and upon hole capture they become weak and are subsequently dissociated by thermal activation. The forward reaction rate  $K_{F1}$  depends on the pre-factor  $K_{F10}$  (which is proportional to hole density,  $p_H$ , tunneling coefficient,  $T_H$ , and capture cross section,  $\sigma$ ), field acceleration ( $\Gamma_E$ ) and  $T$  activation of bond dissociation ( $E_{AKF1}$ ). The field acceleration factor ( $\Gamma_E$ ) is a sum of the  $T$ -independent ( $\Gamma_0$ ) and  $T$ -dependent ( $\alpha/kT$ ) terms, where  $\alpha$  is the polarization coefficient of the X-H bond.


The process-dependent RD model parameters are  $K_{F10}$ ,  $\Gamma_0$ ,  $\alpha$  and  $E_{AKF1}$ , among which, the parameters  $K_{F10}$  and  $\Gamma_0$  depend on the effective mass ( $m_T$ ) and barrier ( $\varphi_B$ ) of the hole tunneling process (and can be determined using bandstructure calculations). Different processes such as Ge% in the channel, N% in the gate insulator stack (near the channel/IL interface) and mechanical strain in the channel can impact the bandstructure and hence  $m_T$  and  $\varphi_B$ . These in turn impact the parameters  $K_{F10}$  and  $\Gamma_0$ . It is important to note that the pre-factor  $K_{F10}$  would also depend on the capture cross section and the quality of the gate insulator. Therefore, when the capture cross section and quality of the gate insulator stay similar, bandstructure calculations can

$$K_{F1} = K_{F10} E_{OX} \exp(-E_{AKF1}/kT) \exp(\Gamma_E E_{OX})$$

$$K_{F10} = K'_{F10} \sigma \exp(-\sqrt{m_T \varphi_B})$$

$$\Gamma_E = \Gamma_0 + \alpha/kT$$

$$\Gamma_0 = \Gamma'_0 \sqrt{\frac{m_T}{\varphi_B}}$$



Physical mechanism of bond dissociation:

$$K_{F1} \sim p_H T_H \sigma \exp(-(E_{AKF1} - \alpha E_{OX})/kT)$$

$$p_H \sim E_{OX} \quad T_H \sim \exp(-\sqrt{m_T \varphi_B}) \exp(\Gamma_0 E_{OX})$$

**Fig. 4.5** Schematic of the inversion layer hole and oxide electric field induced dissociation of H passivated defects at the channel/gate insulator interface [34]



be used to determine the relative  $K_{F10}$  changes across different processes. The other two ( $\alpha$  and  $E_{AKF1}$ ) are pure fitting parameters.

The following process-dependent trends have been observed for the RD model parameters (discussed in detail in Sect. 4.5 and also in later chapters):

- Higher Ge% in the channel increases the valence band offset and hence  $\varphi_B$  with no significant impact on  $m_T$ , obtained from bandstructure calculations using the tight binding method [26, 49]. Therefore, both  $K_{F10}$  and  $\Gamma_0$  reduces, although the overall  $\Gamma_E$  (and hence VAF) often increases due to the increase in  $\alpha$  at higher Ge%. This remains valid for both (100) and (110) interfaces and also across different devices (bulk and FDSOI planar MOSFETs and FinFET), provided the N% is kept identical between different Ge% devices. Moreover,  $E_{AKF1}$  increases at higher Ge%, but the reason for this is not yet identified. The impact of Ge% changes on NBTI is analyzed and modeled in Chap. 8, Chap. 9 and Chap. 11, respectively, for bulk and FDSOI planar MOSFETs and FinFETs.
- Higher N% in the gate insulator near the channel/IL interface reduces the valence band offset (note that SiON has smaller bandgap than SiO<sub>2</sub>) and hence reduces  $\varphi_B$ . Lower  $\varphi_B$  results in higher  $\Gamma_0$ , unless  $m_T$  also reduces at higher N%. Analysis of different devices indicates reduction in  $\Gamma_0$  for the Si (100) surface but slight increase in  $\Gamma_0$  for the SiGe (100) and (110) surfaces at higher N%. The relative changes in  $\varphi_B$  (always reduces) and  $m_T$  (reduces for the Si (100) surface but likely remains unchanged for the SiGe (100) and (110) surfaces) impact the overall change in  $\Gamma_0$  at higher N%. Since  $\alpha$  does not change, the variation in  $\Gamma_E$  with N% depends only on that of  $\Gamma_0$ . However,  $K_{F10}$  would always increase at higher N%, due to reduction in  $\varphi_B$  and also in  $m_T$  when applicable. The  $T$  activation  $E_{AKF1}$  reduces at higher N% and has been verified using atomistic calculations [50]. Note that the Equivalent Oxide Thickness (EOT) of the gate insulator reduces at higher N%, due to higher dielectric constant of the IL ( $\epsilon_{IL}$ ) and/or High- $K$  ( $\epsilon_{HK}$ ), depending on the N profile in the gate stack. Therefore, a device having higher N% in the gate stack shows higher  $E_{OX}$  when compared to a lower N% device at iso- $V_{GSTR}$ . Higher  $E_{OX}$  results in higher  $\Delta V_{IT}$ ; however, the resultant increase would be lower than expected, since higher  $\Delta V_{IT}$  in turn would also reduce the effective NBTI stress at fixed  $V_{GSTR}$ , due to reduction in the channel electric field and inversion hole density. Therefore, even if  $\Gamma_E$  stays constant (due to the balancing of  $\varphi_B$  and  $m_T$ ), the stress reduction effect results in lower VAF in higher N% devices (as the magnitude of  $\Delta V_{IT}$  is higher due to higher  $K_{F10}$ ). The impact of N% changes on NBTI is analyzed and modeled in Chap. 7, Chap. 9 and Chap. 11, for bulk and FDSOI planar MOSFETs and FinFETs respectively.
- Higher uniaxial compressive stress increases  $\varphi_B$  but does not significantly impact  $m_T$  for the (100) surface (relevant for planar, FDSOI, GAA-SNS FET top sheet), while it increases  $m_T$  but does not significantly impact  $\varphi_B$  for the (110) surface (relevant for FinFET sidewalls and GAA-SNS FET sheet sides), as obtained from bandstructure calculations. Therefore, both  $K_{F10}$  and  $\Gamma_0$  are appropriately changed, if strain is changed due to changes in the layout or device dimensions. However, no noticeable strain impact is noted for  $\alpha$  and  $E_{AKF1}$ . The impact of

mechanical strain on NBTI is analyzed and modeled for layout changes in FDSOI MOSFETs in Chap. 9, and for dimension changes in FinFETs and GAA-SNS FETs in Chaps. 12 and 13.

#### 4.4 Experimental Validation of RD model


The RD model is validated using DCIV measured and delay corrected  $\Delta N_{IT}$  time kinetics from planar MOSFETs and FinFETs, see Chap. 3, Sect. 3.2 for measurement and other details. Table 4.2 lists the four process-dependent RD model parameters for the Gate First (GF) HKMG planar p-MOSFETs (D1 and D2, different N% in the gate insulator) and Replacement Metal Gate (RMG) HKMG p-FinFETs (D3 and D4, different Ge% in the channel and N% in the gate insulator) used in this work. The process-independent parameters are listed in Table 4.1.

The X-H defect density at the channel/IL interface ( $N_{0(1)}$ ) would be different for different devices, and it depends on channel orientation, gate stack thermal budget and Ge% in the channel. Note that  $N_{0(1)}$  (in  $/\text{cm}^2$ ) values of  $5 \times 10^{12}$  and  $7 \times 10^{12}$  are, respectively, used for thermal and low  $T$  Chemical Oxide IL in (100) surface, and  $1 \times 10^{13}$  is used for Chemical Oxide IL in (110) surface for Si channel throughout the book. Moreover, the values are suitably reduced for SiGe channel depending on Ge%. On the other hand, the Y-H defect density at the second interface ( $N_{0(2)}$ ) is taken as  $5 \times 10^{13} / \text{cm}^2$  for all cases.

Figure 4.6 shows the time evolution of measured and modeled  $\Delta N_{IT}$  in D1 (left panels) and D2 (right panels) GF planar devices at different  $V_{GSTR}$  and  $T$  during DC stress. As DCIV is a slow method, the measured data can be obtained only at longer stress time ( $t_{STR} > 1$  s), while RD model simulation is shown from short to long time. Note that measured  $\Delta N_{IT}$  increases with more negative  $V_{GSTR}$  and larger  $T$  as expected, increases with higher N% in the gate insulator (*e.g.*, for D2 compared to

**Table 4.2** Process-dependent RD model parameters for different devices having Silicon (Si) and Silicon Germanium (SiGe) channels. The  $K_{F10}$  parameter is not listed for the D3 and D4 FinFETs to maintain confidentiality. The parameters for SiGe devices are strongly dependent on the details of the IL formation process (see Chap. 11 for further details)

Device	Unit	D1	D2	D3	D4
Type	–	Planar	Planar	FinFET	FinFET
Channel	–	Si	Si	Si	SiGe
IL type	–	Thermal	Thermal	Chem-Ox	Chem-Ox
Nitrogen	–	Low	High	Low	Medium
$K_{F10}$	cm/Vs	0.22	0.05	–	–
$E_{AKF1}$	eV	0.40	0.18	0.29	0.80
$\Gamma_0$	cm/MV	0.38	0.10	0.29	0.43
$\alpha$	qÅ	1.2	1.2	1.8	2.3




**Fig. 4.6** Time evolution of DCIV measured (and delay corrected) and RD model simulated  $\Delta N_{IT}$  at different  $V_{GSTR}$  and  $T$  ( $V_{GSTR} \times T$  matrix) for DC stress in GF HKMG Si channel p-MOSFETs with low N% (left panels) and high N% (right panels) in the gate insulator stack. Symbols: experiment, lines: model calculation. Data from [12]

D1, see Table 4.2), and shows power law time dependence with long-time slope of  $n \sim 1/6$ . It is important to remark that this characteristic time slope is ubiquitously observed across stress conditions and devices.

The simulated  $\Delta N_{IT}$  time kinetics evolves rapidly at the initiation of stress and asymptotically settles into a power law dependence with identical  $n \sim 1/6$  slope at different  $V_{GSTR}$ ,  $T$  and for both devices. As mentioned before, simulated  $\Delta N_{IT}$  time kinetics using RD model with defect-assisted dimerization is governed by the first interface reaction at shorter time, by defect-assisted dimerization at the second interface at intermediate time, while the long-time part is governed by molecular  $H_2$  diffusion in the gate oxide and beyond. Note that the long-time slope of  $n \sim 1/6$  is a *parameteragnostic feature* of the RD model, driven purely by molecular  $H_2$  diffusion [34].


Figure 4.7 shows the time evolution of measured and modeled  $\Delta N_{IT}$  in RMG HKMG D3 and D4 FinFETs under DC stress at different  $V_{GSTR}$  and  $T$  (left panels)




**Fig. 4.7** Time evolution of DCIV measured (and delay corrected) and RD model simulated  $\Delta N_{IT}$  at different (a, c)  $V_{GSTR}$  and  $T$  for DC stress and (b, d) PDC for AC stress in RMG HKMG (a, b) Si and (c, d) SiGe channel p-FinFETs. Symbols: experiment, lines: model calculation. Data from [23, 24]

and under AC stress at different PDC (right panels). The measured and modeled time kinetics of  $\Delta N_{IT}$  show power law dependence with slope  $n \sim 1/6$  across devices (only the long-time data can be obtained for measurement and are plotted for the simulation), for different  $V_{GSTR}$  and  $T$  during DC stress and different PDC for AC stress. Note that the  $\Delta N_{IT}$  magnitude reduces at higher Ge%. Identical model parameters are used to explain the DC and AC stress for a particular device.

The measured and modeled  $\Delta N_{IT}$  at fixed  $t_{STR}$  of 1Ks as a function of  $V_{GSTR}$  at different  $T$  are shown for DC stress in devices D1 and D2 in Fig. 4.8 and in devices D3 and D4 in Fig. 4.9, and also for AC stress in device D4 in Fig. 4.9, see Table 4.2 for device details. The magnitude of  $\Delta N_{IT}$  increases with  $V_{GSTR}$  and  $T$  as expected. The VAF reduces at higher N% but increases at higher Ge% at a given  $T$ . Note that the VAF for a particular device reduces at higher  $T$ , and the  $T$  dependence of VAF is larger (*i.e.*, larger VAF reduction at higher  $T$ ) for SiGe compared to Si devices, while no significant impact is observed for changes in N%. The reduction in VAF at higher  $T$  is due to the bond polarization effect, although the stress reduction effect (*i.e.*, reduction in the effective stress at longer time due to higher degradation-related electrostatic effect) also contributes. The model can explain the  $T$  and process dependence of measured VAF. Note that the  $\Delta N_{IT}$  kinetics during stress depends on  $E_{OX}$  and not  $V_{GSTR}$ . Therefore, the process dependencies of  $\Gamma_E$  (see Fig. 4.5) and  $E_{OX}$  in the IL are responsible for the process dependence of VAF when  $\Delta N_{IT}$  is plotted as a function of  $V_{GSTR}$ . This is discussed in the following section.




**Fig. 4.8** DCIV measured (and delay corrected) and RD model simulated  $\Delta N_{IT}$  at fixed  $t_{STR}$  of 1Ks as a function of  $V_{GSTR}$  at different  $T$  for DC stress in (a) D1 and (b) D2 devices listed in Table 4.2. Symbols: experiment, lines: model calculation. Data from [12]



**Fig. 4.9** DCIV measured (and delay corrected) and RD model simulated  $\Delta N_{IT}$  at fixed  $t_{STR}$  of 1Ks as a function of  $V_{GSTR}$  at different  $T$ , for (a, b) DC stress in D3 and D4 devices and (c) AC stress in D4 device listed in Table 4.2. Symbols: experiment, lines: model calculation. Data from [23, 24]

Figure 4.10 shows the measured and modeled  $\Delta N_{IT}$  at fixed  $t_{STR}$  of 1Ks as a function of (a) PDC and (b) frequency of the AC pulse in different devices. Note that identical AC to DC ratio (all data are normalized to DC stress), PDC-dependent shape and  $f$  independence are observed for all devices. One interesting aspect to note is the absence of a large jump or “kink” in the PDC dependence of  $\Delta N_{IT}$  near DC, which is unlike that of the ultra-fast measured PDC dependence of  $\Delta V_T$  shown in Chap. 1, Sect. 1.4 (also see Chap.14). This aspect is related to occupancy of



**Fig. 4.10** DCIV measured (delay corrected) and RD model simulated  $\Delta N_{IT}$  at fixed  $t_{STR}$  of 1Ks as a function of (a) PDC and (b) frequency. All AC data are normalized to the DC data of the particular device under consideration. Symbols: experiment, lines: model calculation. Data from [12, 24]

generated interface traps and is explained in Chap. 5. The RD model can explain the measured AC to DC ratio at various PDC and  $f$  as shown. The remarkable universality of the  $\Delta N_{IT}$  time kinetics during DC and AC stress (see Fig. 4.6 and Fig. 4.7), as well as the PDC and  $f$  dependence during AC stress (see Fig. 4.10), suggests universality of the underlying trap generation mechanism. The  $f$  independence is another *parameteragnostic feature* of the RD model.


## 4.5 Explanation of Process (Ge%, N%) Impact

As shown above, the time kinetics ( $n \sim 1/6$  power law dependence) during DC and AC stress, as well as the PDC-dependent shape and  $f$  independence of AC to DC ratio are universal across different devices/processes. However, the magnitude of  $\Delta N_{IT}$  reduces, while VAF (at a fixed  $T$ ) and the  $T$  sensitivity of VAF (reduction of VAF at higher  $T$ ) increase with higher Ge% in the channel. On the other hand,  $\Delta N_{IT}$  increases while VAF slightly reduces with higher N% in the gate stack, and there is no noticeable impact on the  $T$  sensitivity of VAF.

As also shown above, except the parameters governing the forward reaction of X-H bond dissociation at the channel/IL interface listed in Table 4.2, all other RD model parameters are process independent as shown in Table 4.1. The  $E_{OX}$  and  $T$  during stress and the parameters  $K_{F10}$ ,  $E_{AKF1}$  and  $\Gamma_E$  control the bond dissociation rate  $F_1$ , where  $\Gamma_E$  is due to  $\Gamma_0$  and  $\alpha$ , see Fig. 4.4.5. Note,  $E_{OX}$  is determined by the thickness ( $T_{IL}$  and  $T_{HK}$ ) and dielectric constant ( $\epsilon_{IL}$  and  $\epsilon_{HK}$ ) of the IL and High-K layers in HKMG gate insulators (or  $T_{OX}$  and  $\epsilon_{OX}$  for a single-layer gate insulator).  $K_{F10}$  and  $\Gamma_0$  depend on  $m_T$  and  $\varphi_B$ , and these can be obtained from bandstructure calculations using the tight binding approach [49] as discussed below.

Figure 4.11 shows the simulated bandstructure, *i.e.*, the light hole (LH) and the


**Fig. 4.11** Tight binding model [49] calculated E-k diagrams for valence bands for different Ge% in the channel. Calculations are done for the (110) surface relevant for FinFET sidewalls



heavy hole (HH) sub-bands of the valence band for different Ge% in the channel. Both the LH and HH bands are lifted up at higher Ge%, which indicate increase in  $\varphi_B$ . However, there is negligible change in the curvature of the bands and hence  $m_T$  remains unchanged. Higher  $\varphi_B$  reduces both  $K_{F10}$  (via the tunneling coefficient  $T_H$ ) and  $\Gamma_0$ , see Fig. 4.5. The reduction in  $K_{F10}$  would result in reduction in  $\Delta N_{IT}$  at higher Ge%. It is important to remark that above discussion on the impact of  $\varphi_B$  on  $K_{F10}$  is valid only if  $E_{AKF1}$  remains constant across different Ge%. Since  $E_{AKF1}$  is higher at higher Ge%, the relative  $K_{F10}$  value is also higher, see Table 2.2. However, the product of  $K_{F10}$  and  $\exp(-E_{AKF1}/kT)$  is lower at higher Ge%, and hence explains the reduction of  $\Delta N_{IT}$  at higher Ge% shown in Figs. 4.7 and 4.9. Moreover, the above discussion on  $\varphi_B$  on  $\Gamma_0$  is valid only if N% is kept same across different devices (more on this in Chaps. 8, 9 and 11).

For a particular type of channel (Si or SiGe), higher N% increases  $K_{F10}$  due to the reduction in  $\varphi_B$  and  $m_T$  when applicable (see Fig. 4.5), while  $E_{AKF1}$  reduces, see Table 4.2. The product of  $K_{F10}$  and  $\exp(-E_{AKF1}/kT)$  is higher at higher N% and hence explains the increase of  $\Delta N_{IT}$  at higher N% shown in Figs. 4.6 and 4.8. As mentioned before, the impact of N% on  $\Gamma_0$  depends on the relative changes in  $\varphi_B$  (always reduces at higher N%) and  $m_T$  (reduces for (100) but likely increases for (110) surface at higher N%), more on this in Chap. 7, 9 and 11.

Figure 4.12 shows the Arrhenius  $T$  dependence of  $\Gamma_E$ , calculated using the  $T$ -dependent VAF data for (a) GF devices having different N% and (b) RMG devices having different Ge% and N%. The intercept  $\Gamma_0$  reduces at higher N% but the slope ( $-\text{polarization term } \alpha$ ) does not change for GF Si channel devices (D2 versus D1). As mentioned before, the barrier  $\varphi_B$  reduces as the bandgap of IL reduces at higher N% near the channel/IL interface. This would imply increase in  $\Gamma_0$ , but the opposite is observed. This is possible if  $m_T$  also reduces at higher N%. Reduction in  $\varphi_B$  and



**Fig. 4.12** Measured  $T$  dependence of the field acceleration factor ( $\Gamma_E$ ), using data from (a) GF HKMG MOSFETs at different  $N\%$  and (b) RMG HKMG FinFETs at different  $\text{Ge}\%$  (the  $N\%$  is different between D3 and D4). The intercept ( $\Gamma_0$ ) and slope ( $-\alpha$ ) are shown. Symbols: experiment, lines: model calculation. Data from [12, 23]

$m_T$  result in higher  $K_{F10}$  for D2 compared to D1 device (as also mentioned before, due to difference in  $E_{AKF1}$ , the term  $K_{F10} \cdot \exp(-E_{AKF1}/kT)$  is higher at higher  $N\%$ ). Moreover, note that  $\epsilon_{IL}$  increases at higher  $N\%$  in the IL, resulting in lower  $E_{OX}$  at a particular  $V_{GSTR}$  and can further reduce the VAF.  $E_{AKF1}$  reduces with increase in  $N\%$ , and this is addressed by atomistic calculations [50].

Interestingly, the intercept  $\Gamma_0$  increases at higher  $\text{Ge}\%$  (D4 versus D3), which is not expected if only changes (increase) in  $\phi_B$  is considered. Due to differences in  $N\%$  for the Si and SiGe devices, the  $m_T$  is different (higher for SiGe in this case), resulting in higher  $\Gamma_0$ . Note that  $\Gamma_0$  indeed reduce at higher  $\text{Ge}\%$  if  $N\%$  is kept low for all devices, see Chaps. 8, 9 and 11. However, the slope increases at higher  $\text{Ge}\%$  and indicates increase in the polarization factor  $\alpha$ . Moreover,  $E_{AKF1}$  also increases with  $\text{Ge}\%$ . First principles calculation is needed to explain the impact of  $\text{Ge}\%$  on  $E_{AKF1}$  and  $\alpha$ , which is beyond the scope of this analysis. Note that the term  $K_{F10} \cdot \exp(-E_{AKF1}/kT)$  is lower at higher  $\text{Ge}\%$  and explains the reduction of  $\Delta N_{IT}$ . Note that besides surface orientation,  $\text{Ge}\%$  and  $N\%$ , the parameters for the SiGe devices are strongly dependent on the details of the IL formation process during gate stack formation.

## 4.6 Discussion on RD model

The chemical nature of H passivated gate insulator defects, validity of the inversion hole-assisted X-H defect dissociation mechanism at the channel/IL (gate insulator) interface, and the parameters used in RD model are debated in the literature [51] and hence are discussed in this section.



### 4.6.1 Nature of H Passivated Defects (Defect Precursors)

The H passivated defects at the channel/gate insulator interface are usually presumed to be Si-H bonds, which has been identified as  $P_b$  centers in Si (111)/SiO<sub>2</sub> interface and as  $P_{b0}$  and  $P_{b1}$  centers in Si (100)/SiO<sub>2</sub> interface by using the Electron Spin Resonance (ESR) and Electron Paramagnetic Resonance (EPR) studies [45, 52–54]. However, it has been suggested that not all electrically active defects are paramagnetic and detectable by ESR or EPR; rather the electrically active defects can indeed have much larger density than the spin active defects [53, 55]. Similar conclusions were also drawn from Spin-Dependent Recombination (SDR) studies [56]. Moreover, other (not  $P_b$  like) defects were suggested to be more important in technologically relevant gate insulators containing Nitrogen (which is always the case for modern gate insulators) [51–60]. Therefore, due to these uncertainties, the H passivated channel/gate insulator interfacial defects are denoted as X-H bonds in this book, Eq. 4.1.

Moreover, the H passivated bulk insulator defects for defect-assisted dimerization (and reverse reaction) can be H passivated Si-H, N-H, O-H, Oxygen vacancy ( $O_v$ -H) defects [61], different H passivated E' centers [62], and/or other complex H-related defects (Hydrogen bridge, Hydroxyl E' centers) [37]. Therefore, they are collectively denoted as Y-H bonds for simplicity, Eq. 4.2, to distinguish them from the interfacial defects (although it should be noted that the difference between interface and bulk becomes blurry in ultrathin HKMG stacks).

Note that the RD model with defect dissociation (at some rate) and subsequent H/H<sub>2</sub> diffusion is agnostic to the nature of H passivated defects at the channel/gate insulator interface and inside the gate insulator bulk. As long as there are H passivated defects, the RD model is applicable and would provide  $n \sim 1/6$  power law time dependence during DC and AC stress and  $f$  independence during AC stress as discussed earlier in Sect. 4.4.

### 4.6.2 Dissociation of H Passivated Defects

Although a generic X-H defect is used in Sect. 4.3 due to the uncertainties listed in Sect. 4.6.1, the original reports suggested that inversion layer holes during NBTI stress tunnel to the interfacial Si-H defect precursors, get captured to make them weak, and the weak bonds can subsequently get broken by thermal activation [34, 43]. However, the charge neutrality level ( $0/ +$ ) of Si-H bond was shown at  $\sim 4$  eV below the Si valence band [63], and therefore, it is suggested that Si-H bonds cannot capture holes via tunneling [51].

As discussed above, there exists a strong possibility that the dominant electrically active defects are something other than the usual paramagnetic Si-H bonds. Moreover, the Si-H charge neutrality level is determined using Density Functional Theory (DFT) calculations in bulk amorphous Si (a-Si) in [63] and not in SiO<sub>2</sub> (or more

appropriately, SiON). Moreover, while DFT calculations presumably work well for thicker and bulk material systems, it faces challenges when a thin amorphous layer is sandwiched between two interfaces, *e.g.*, a thin SiO<sub>2</sub> (or SiON) layer between Si/SiO<sub>2</sub> and SiO<sub>2</sub>/poly-Si interfaces for conventional single-layer gate insulator, and even thinner SiO<sub>2</sub> (or SiON) IL between Si/IL and IL/High-K interfaces for HKMG gate insulators. DFT also faces challenges in the presence of different species, *e.g.*, the presence of Hf in IL due to penetration from HfO<sub>2</sub> High-K and also the presence of N in IL due to penetration from spacer or gate material [9], and in the presence of defects (*e.g.*,  $O_v^-$  [61]). Therefore, DFT simulations are challenging in realistic gate insulator stacks.

The thermal dissociation of Si-H bonds requires very high energy ( $E_A = 2.6$  eV) [45, 64] and therefore is presumed to be impossible under normal NBTI experimental conditions [65]. However, the chemical reaction  $\text{Si-H} + \text{H} \rightarrow \text{Si} + \text{H}_2$  is suggested to have very low barrier [45], and hence, it is presumed that the release of H atoms bonded with channel acceptors initiate the H dissociation from interfacial Si-H bonds [65]. However, note that the NBTI degradation magnitude is similar between planar (high channel doping) and FinFET (negligible channel doping) devices for similar  $V_{\text{GSTR}}$  and  $T$  [16, 17], which is inconsistent with the concept of released H from the channel acceptors being responsible for bond dissociation (this theory would imply negligible NBTI in FinFETs). Another recent report has suggested the release of H atoms from the gate and subsequent diffusion toward the channel initiate the Si-H bond dissociation near the channel/gate insulator interface (the Gate Side Hydrogen Release model) [66]. However, this framework is rate limited by H release from the gate and therefore cannot explain the impact of higher Ge% in the channel (reduction in NBTI magnitude and increase in VAF at higher Ge%) as discussed before and later in Chaps. 8, 9 and 11.

On the other hand, the mechanism discussed in Sect. 4.3 can explain measured data under wide range of experimental conditions and channel/gate insulator process changes as discussed in Sect. 4.4 and also in later chapters of this book.

### 4.6.3 Model Parameters

The Si-H bond dissociation energy has been found to be  $\sim 2.6$  eV using Electron Paramagnetic Resonance (EPR) studies [45], which is much larger than the  $E_{\text{AKFI}}$  values listed in Table 4.2. Note that the bond dissociation studied in [45] is under vacuum thermal anneal in Si (111)/SiO<sub>2</sub> (50 nm thickness) samples and is unlikely to represent NBTI defects in Si (100) or Si (110) interfaces with thinner gate insulators as mentioned above. Moreover, as discussed above, the electrically active defects exposed to NBTI in modern devices are not necessarily the standard  $P_b$  centers that were studied using EPR in [45].

The Arrhenius  $T$  activation values used in Table 4.1 are similar for the forward and reverse reactions governed by Eq. 4.4 (corresponding to the chemical reaction of Eq. 4.2). However, they are respectively found to be exothermic and have very large

thermal barrier from EPR studies in Si (111)/SiO<sub>2</sub> system [45, 67]. Therefore, the choice of these RD model parameter values seems questionable [51]. It is important to note that Eq. 4.4 (or Eq. 4.2) and the corresponding parameter values are for H passivate defects inside the SiO<sub>2</sub> (or SiON) bulk or at the IL/High-K interface, and therefore, identical values as [45, 67] are not expected.

Finally, the H<sub>2</sub> diffusivity values listed in Table 4.1 are presumably different as compared to those in other reports [51]. It is noteworthy that modern gate stacks containing Nitrogen can have significantly lower H<sub>2</sub> diffusion and hence, reduced diffusivity values are expected [3].

It is noteworthy that although the objections raised in [51] seem plausible at the face value, none of them can be justified under a rigorous inspection. On the other hand, the RD model with fixed and adjustable parameters listed in Table 4.1 and Table 4.2, respectively, can quantitatively model the DCIV measured  $\Delta N_{IT}$  time kinetics during DC and AC stress under different experimental conditions, and on various types of devices. The RD model can also explain a variety of other process dependence as discussed in later chapters.

## 4.7 Summary

According to the BAT-NBTI framework, device parametric drift is due to uncorrelated sum of different underlying processes, *e.g.*,  $\Delta V_T = \Delta V_{IT} + \Delta V_{HT} + \Delta V_{OT}$ , where  $\Delta V_{IT}$  is calculated by the TTOM-enabled RD model. RD model with defect-assisted dimerization remains consistent between the deterministic and stochastic implementations and is used throughout this book. RD model calculates the time kinetics of  $\Delta N_{IT}$  during and after stress, while TTOM computes their contribution ( $\Delta V_{IT}$ ) to overall  $\Delta V_T$ . The  $\Delta N_{IT}$  kinetics simulated by the RD model shows power law time dependence at longer time with exponent  $n \sim 1/6$  for both DC and AC stress and  $f$  independence for AC stress. The model uses an inversion layer hole-assisted defect dissociation mechanism at the channel/gate insulator interface, with four parameters to quantify process changes. The model is validated using DCIV measured  $\Delta N_{IT}$  time kinetics during DC and AC stress, in planar and FinFET devices having different processes (Ge% in the channel and N% in the gate stack), and for different experimental conditions. Two of the process-dependent parameters can be obtained by bandstructure calculations, and so the other two are truly adjustable across process changes. The validity of the physical mechanisms governing RD model and the model parameter values are also discussed.

Other components of the BAT framework for NBTI, *i.e.*, TTOM, hole trapping and bulk trap generation, are described in Chaps. 5 and 6.

**Acknowledgements** All experimental data presented in this chapter are re-plotted from previously published reports. One of the authors (Souvik Mahapatra) acknowledges Muhammad Ashraf Alam and Ahmed Ehteshamul Islam for discussion on defect kinetics modeling. The authors acknowledge applied materials for providing planar MOSFETs and IBM for providing measurement facilities

and FinFETs. One of the authors (Narendra Parihar) acknowledges Richard Southwick, Miaomiao Wang and James Stathis for help with measurement facilities. Karansingh Thakor is acknowledged for help with manuscript preparation.

## References

1. N. Kimizuka, K. Yamaguchi, K. Imai, T. Iizuka, C.T. Liu, R.C. Keller, T. Horiuchi, in *Symposium on VLSI Technology Digest of Technical Papers* **92** (2000)
2. V. Huard, M. Denais, F. Perrier, N. Revil, C. Parthasarathy, A. Bravaix, E. Vincent, *Microelectron. Reliab.* **45**, 83 (2005)
3. A. T. Krishnan, C. Chancellor, S. Chakravarthi, P. E. Nicollian, V. Reddy, A. Varghese, R. B. Khamankar, and S. Krishnan, in *IEEE International Electron Devices Meeting Technical Digest*, 688 (2005)
4. D. Varghese, D. Saha, S. Mahapatra, K. Ahmed, F. Nouri, M. Alam, in *IEEE International Electron Devices Meeting Technical Digest*, 684 (2005)
5. Y. Mitani, T. Yamaguchi, H. Satake, A. Toriumi, in *IEEE International Reliability Physics Symposium Proceedings*, 226 (2007)
6. S. Mahapatra, K. Ahmed, D. Varghese, A.E. Islam, G. Gupta, L. Madhav, D. Saha, M.A. Alam, in *IEEE International Reliability Physics Symposium Proceedings*, 1 (2007)
7. Y. Mitani, H. Satake, A. Toriumi, *IEEE Trans. Device Mater. Reliab.* **8**, 6 (2008)
8. S. Pae, M. Agostinelli, M. Brazier, R. Chau, G. Dewey, T. Ghani, M. Hattendorf, J. Hicks, J. Kavalieros, K. Kuhn, M. Kuhn, J. Maiz, M. Metz, K. Mistry, C. Prasad, S. Ramey, A. Roskowski, J. Sandford, C. Thomas, J. Thomas, C. Wiegand, J. Wiedemer, in *IEEE International Reliability Physics Symposium Proceedings*, 352 (2008)
9. K. Joshi, S. Hung, S. Mukhopadhyay, V. Chaudhary, N. Nanaware, B. Rajamohanam, T. Sato, M. Bevan, A. Wei, A. Noori, B. McDougal, C. Ni, G. Saheli, C. Lazik, P. Liu, D. Chu, L. Date, S. Datta, A. Brand, J. Swenberg, S. Mahapatra, in *IEEE International Reliability Physics Symposium Proceedings*, 4C.2.1 (2013)
10. J. Franco, B. Kaczer, P.J. Roussel, J. Mitard, M. Cho, L. Witters, T. Grasser, G. Groeseneken, *IEEE Trans. Electron Devices* **60**, 396 (2013)
11. P. Srinivasan, J. Fronheiser, K. Akarvardar, A. Kerber, L.F. Edge, R.G. Southwick, E. Cartier, H. Kothari, in *IEEE International Reliability Physics Symposium Proceedings*, 6A.3.1 (2014)
12. N. Parihar, N. Goel, S. Mukhopadhyay, S. Mahapatra, *IEEE Trans. Electron Devices* **65**, 392 (2018)
13. N. Parihar, S. Mahapatra, in *IEEE International Reliability Physics Symposium Proceedings*, TX.5.1 (2018)
14. V. Huard, C. Ndiaye, M. Arabi, N. Parihar, X. Federspiel, S. Mhira, S. Mahapatra, A. Bravaix, in *IEEE International Reliability Physics Symposium Proceedings*, TX.4.1 (2018)
15. N. Parihar, R. Tiwari, C. Ndiaye, M. Arabi, S. Mhira, H. Wong, S. Motzny, V. Moroz, V. Huard, S. Mahapatra, in *International Conference on Simulation of Semiconductor Processes and Devices*, 167 (2018)
16. S. Ramey, A. Ashutosh, C. Auth, J. Clifford, M. Hattendorf, J. Hicks, R. James, A. Rahman, V. Sharma, A.S. Amour, C. Wiegand, in *IEEE International Reliability Physics Symposium Proceedings*, 4C.5.1 (2013)
17. K.T. Lee, W. Kang, E-A Chung, G. Kim, H. Shim, H. Lee, H. Kim, M. Choe, N.-I. Lee, A. Patel, J. Park, J. Park, in *IEEE International Reliability Physics Symposium Proceedings*, 2D.1.1 (2013)
18. J. Franco, B. Kaczer, A. Chasin, H. Mertens, L.-A. Ragnarsson, R. Ritzenthaler, S. Mukhopadhyay, H. Arimura, P. J. Roussel, E. Bury, N. Horiguchi, D. Linten, G. Groeseneken, A. Thean, in *IEEE International Reliability Physics Symposium Proceedings*, 4B.2.1 (2016)

19. G. Jiao, M. Toledano-Luque, K.-J. Nam, N. Toshiro, S.-H. Lee, J.-S. Kim, T. Kauerauf, E. Chung, D. Bae, G. Bae, D.-W. Kim, K. Hwang, in *IEEE International Electron Devices Meeting Technical Digest*, 31.2.1 (2016).
20. N. Parihar, R.G. Southwick, U. Sharma, M. Wang, J.H. Stathis, S. Mahapatra, in *IEEE International Reliability Physics Symposium Proceedings*, 2D.4.1 (2017)
21. N. Parihar, R. Southwick, M. Wang, J.H. Stathis, S. Mahapatra, in *IEEE International Electron Devices Meeting Technical Digest*, 7.3.1 (2017).
22. N. Parihar, U. Sharma, R.G. Southwick, M. Wang, J.H. Stathis, S. Mahapatra, *IEEE Trans. Electron Devices* **65**, 23 (2018)
23. N. Parihar, R.G. Southwick, M. Wang, J.H. Stathis, S. Mahapatra, *IEEE Trans. Electron Devices* **65**, 1699 (2018)
24. N. Parihar, R.G. Southwick, M. Wang, J.H. Stathis, S. Mahapatra, *IEEE Trans. Electron Devices* **65**, 1707 (2018)
25. N. Parihar, R. Tiwari, S. Mahapatra, in *International Conference on Simulation of Semiconductor Processes and Devices*, **176** (2018)
26. R. Tiwari, N. Parihar, K. Thakor, H. Y. Wong, S. Motzny, M. Choi, V. Moroz, S. Mahapatra, *IEEE Trans. Electron Devices* **66**, 2086 (2019)
27. R. Tiwari, N. Parihar, K. Thakor, H. Y. Wong, S. Motzny, M. Choi, V. Moroz, S. Mahapatra, *IEEE Trans. Electron Devices* **66**, 2093 (2019)
28. N. Parihar, U. Sharma, R.G. Southwick, M. Wang, J. H. Stathis, S. Mahapatra, in *IEEE International Reliability Physics Symposium Proceedings* (2019)
29. M. Wang, J. Zhang, H. Zhou, R. G. Southwick, R. Hsin, K. Chao, X. Miao, V.S. Basker, T. Yamashita, D. Guo, G. Karve, H. Bu, in *IEEE International Reliability Physics Symposium Proceedings* (2019)
30. N. Choudhury, U. Sharma, H. Zhou, R.G. Southwick, M. Wang, S. Mahapatra, in *IEEE International Reliability Physics Symposium Proceedings* (2020)
31. H. Zhou, M. Wang, J. Zhang, K. Watanabe, C. Durfee, S. Mochizuki, R. Bao, R. Southwick, M. Bhuiyan, B. Veeraraghavan, in *IEEE International Reliability Physics Symposium Proceedings* (2020)
32. N. Choudhury, T. Samadder, R. Tiwari, H. Zhou, R.G. Southwick, M. Wang, S. Mahapatra, in *IEEE International Reliability Physics Symposium Proceedings* (2021)
33. S. Mahapatra, N. Goel, S. Desai, S. Gupta, B. Jose, S. Mukhopadhyay, K. Joshi, A. Jain, A.E. Islam, M.A. Alam, *IEEE Trans. Electron Devices* **60**, 901 (2013)
34. A.E. Islam, N. Goel, S. Mahapatra, M.A. Alam, in *Fundamentals of Bias Temperature Instability in MOS Transistors* (Springer India, 2015), pp. 181–207
35. N. Choudhury, N. Parihar, N. Goel, A. Thirunavukkarasu, S. Mahapatra, *IEEE J. Electron Devices Soc.* **8**, 1281 (2020)
36. T. Samadder, N. Choudhury, S. Kumar, D. Kochar, N. Parihar, S. Mahapatra, *IEEE Trans. Electron Devices* **68**, 485 (2021)
37. S. Ling, A.M. El-Sayed, F. Lopez-Gejo, M.B. Watkins, V.V. Afanas'ev, A.L. Shluger, *Microelectron. Eng.* **109**, 310 (2013)
38. K.F. Schuegraf, C. Hu, *IEEE Trans. Electron Devices* **41**, 761 (1994)
39. K.O. Jeppson, C.M. Svensson, *J. Appl. Phys.* **48**, 2004 (1977)
40. M.A. Alam, S. Mahapatra, *Microelectron. Reliab.* **45**, 71 (2005)
41. M.A. Alam, in *IEEE International Electron Devices Meeting Technical Digest*, 14.1.1 (2003)
42. G. Chen, M.F. Li, C.H. Ang, J.Z. Zheng, D.L. Kwong, *IEEE Electron Device Lett.* **23**, 734 (2002)
43. A.E. Islam, H. Kufluoglu, D. Varghese, S. Mahapatra, M.A. Alam, *IEEE Trans. Electron Devices* **54**, 2143 (2007)
44. F. Schanovsky, T. Grasser, in *IEEE International Reliability Physics Symposium Proceedings*, XT.10.1 (2012).
45. K.L. Brower, S.M. Myers, *Appl. Phys. Lett.* **57**, 162 (1990)
46. S. Kumar, R. Anandkrishnan, N. Parihar, S. Mahapatra, *IEEE Trans. Electron Devices* **67**, 4741 (2020).

47. S. Rangan, N. Mielke, E.C.C. Yeh, in *IEEE International Electron Devices Meeting Technical Digest*, 14.3.1 (2003)
48. N. Goel, S. Mahapatra, in *Fundamentals of Bias Temperature Instability in MOS Transistors* (Springer India, 2015), pp. 209–263
49. <https://nanohub.org/resources/bandstrlab>
50. S.S. Tan, T.P. Chen, C.H. Ang, L. Chan, *IEEE Electron Device Lett.* **25**, 504 (2004)
51. J.H. Stathis, S. Mahapatra, T. Grasser, *Microelectron. Reliab.* **81**, 244 (2018)
52. P.M. Lenahan, P.V. Dressendorfer, *J. Appl. Phys.* **55**, 3495 (1984)
53. E. Cartier, J.H. Stathis, D.A. Buchanan, *Appl. Phys. Lett.* **63**, 1510 (1993)
54. J.H. Stathis, E. Cartier, *Phys. Rev. Lett.* **72**, 2745 (1994)
55. E. Cartier, J.H. Stathis, *Microelectron. Eng.* **28**, 3 (1995)
56. J.H. Stathis, D.J. DiMaria, *Appl. Phys. Lett.* **61**, 2887 (1992)
57. J.P. Campbell, P.M. Lenahan, A.T. Krishnan, S. Krishnan, in *IEEE International Reliability Physics Symposium Proceedings*, **442** (2006)
58. S. Fujieda, Y. Miura, M. Saitoh, E. Hasegawa, S. Koyama, K. Ando, *Appl. Phys. Lett.* **82**, 3677 (2003)
59. J.P. Campbell, P.M. Lenahan, A.T. Krishnan, S. Krishnan, in *2007 IEEE International Reliability Physics Symposium Proceedings*, 503 (2007)
60. J.T. Ryan, P.M. Lenahan, A.T. Krishnan, S. Krishnan, J.P. Campbell, in *IEEE International Reliability Physics Symposium Proceedings*, **988** (2009).
61. S. Mukhopadhyay, K. Joshi, V. Chaudhary, N. Goel, S. De, R.K. Pandey, K.V.R.M. Murali, S. Mahapatra, in *IEEE International Reliability Physics Symposium Proceedings*, GD 3.1 (2014)
62. C.J. Nicklaw, Z. Lu, D.M. Fleetwood, R.D. Schrimpf and S.T. Pantelides, *IEEE Trans. on Nucl. Sci.* **49**, 2667 (2002)
63. D.P. DiVincenzo, J. Bernholc, M.H. Brodsky, *Phys. Rev. B* **28**, 3246 (1983)
64. R. Khatri, P. Asoka-Kumar, B. Nielsen, L.O. Roellig, K.G. Lynn, *Appl. Phys. Lett.* **65**, 330 (1994)
65. S.T. Pantelides, L. Tsetseris, S.N. Rashkeev, X.J. Zhou, D.M. Fleetwood, R.D. Schrimpf, *Microelectron. Reliab.* **47**, 903 (2007)
66. T. Grasser, M. Wautl, Y. Wimmer, W. Goes, R. Kosik, G. Rzepa, H. Reisinger, G. Pobegen, A. El-Sayed, A. Shluger, B. Kaczer, in *IEEE International Electron Devices Meeting Technical Digest*, 20.1.1 (2015).
67. K.L. Brower, *Phys. Rev. B* **38**, 9657 (1988)