Comparative Analysis of a Gradationally Controlled Voltage Inverter

V. Aishw[a](http://orcid.org/0000-0002-4567-1380)rya and K. Gnana Sheela

Abstract This paper describes a high-efficiency gradationally controlled voltage inverter (GCVI) that outputs a high-quality waveform at very low switching frequencies. This inverter employs multiple inverters with a DC-link voltage that holds a binary/ternary ratio with each other and is series-connected to output the arithmetic summation of their voltage outputs. The resultant output voltage waveform approaches a near sinusoidal shape with an increase in voltage output levels. The properties of GCVI are reduced output voltage distortion, decreased power-loss, small output filters, reduced electromagnetic noise due to reduced d*V*/d*t*, and an AC voltage output much greater than the input DC voltage the GCVI. The MATLAB simulation of a 13-level GCVI is presented, and the advantages of a 13-level GCVI over the conventional 13-level cascaded H-bridge inverter are highlighted. The proposed 13-level GCVI achieves a greater voltage output of 130 V, with 97.74% fundamental component and a near sinusoidal wave-shape with voltage distortion of 3.11%, inside the tolerable range of IEEE 519-2014 standard.

Keywords Asymmetrical cascaded H-bridge inverter · Bit-to-bit energy transfer control · Gradationally controlled voltage inverter · Multilevel inverter · Power loss · Total harmonic distortion

1 Introduction

Multilevel inverters (MLIs) are popularly employed in sustainable energy systems, including solar and wind, speed control of motor drives, static VAR compensation, etc. Multilevel inverters are considered as the state-of-the-art technology due to its innumerable advantages like improved waveform quality, reduced switch count, higher voltage output, minimal passive filter requirement, reduced d*V*/d*t* stress, lesser electromagnetic interference, reduced torque ripple in motor drives, ability to operate at higher voltages with reduced active switches, and fault-tolerant operation [\[1](#page-9-0)[–4\]](#page-9-1).

V. Aishwarya (B) · K. Gnana Sheela

APJ Abdul Kalam Technological University, Trivandrum 695016, India

[©] The Author(s), under exclusive license to Springer Nature Singapore Pte Ltd. 2021

S. Mohapatro and J. Kimball (eds.), *Proceedings of Symposium on Power Electronic and Renewable Energy Systems Control*, Lecture Notes in Electrical Engineering 616, https://doi.org/10.1007/978-981-16-1978-6_6

The active switches of the MLI topologies are triggered using a broad range of modulation techniques. These techniques include space vector PWM, pulse width modulation (PWM), selective harmonic elimination, etc. [\[5\]](#page-9-2). The quality of the voltage output waveform depends directly on the harmonic content. The harmonic content varies depending on the MLI topology and modulation methods [\[1,](#page-9-0) [5–](#page-9-2)[8\]](#page-9-3).

The objective of an MLI is to develop a voltage output with a near sinusoidal waveshape with proper switching of the active switches and selection of isolated/nonisolated DC sources [\[9\]](#page-9-4). With an increase in voltage output waveform levels, a purely sinusoidal voltage is obtained, eliminating the need for bulky transformers and highcost filters $[9, 10]$ $[9, 10]$ $[9, 10]$. In the current scenario, achieving a higher voltage output with the highest quality waveform is the need of the hour.

The comparative analysis of the proposed gradationally controlled voltage inverter (GCVI) with different conventional MLIs is presented in this paper. GCVIs find numerous applications as voltage sag compensators, UPS, power conditioners, etc. This novel inverter is an asymmetric cascaded H-bridge inverter that holds a binary (1:2:4)/ternary (1:3:9) voltage ratio with each of its bits, i.e., the DC-link voltages of the individual cells have a binary ratio relationship with each other. The net voltage output is regulated by altering the combinations of these voltages [\[11\]](#page-9-6).

The organization of the paper is as follows: Sect. [2](#page-1-0) deals with the drive schematic; Sects. [3](#page-2-0) and [4](#page-6-0) describe the working of the SCBB converter and drive control. Section [5](#page-7-0) describes the simulation results and discussions, and Sect. [6](#page-8-0) presents the conclusion of the paper.

2 Gradationally Controlled Voltage Inverter

The GCVI comprises multiple voltage-fed inverters connected in series, with different DC output voltages. The inverter DC voltages have binary (1:2:4)/ternary $(1:3:9)$ ratios with one another [\[12\]](#page-9-7). It generates a voltage with a sinusoidal waveform by summing these voltage outputs. The net voltage output is regulated by altering the combinations of these voltages [\[11,](#page-9-6) [13,](#page-9-8) [14\]](#page-9-9). In a 3-bit binary GCVI, it generates 15 bipolar-levels of voltage, and in 3-bit ternary GCVI, it generates 27 levels of voltage [\[11,](#page-9-6) [14,](#page-9-9) [15\]](#page-9-10). Figure [1](#page-2-1) depicts the circuit schematic of a GCVI. Gradational voltage control is a new technique to minimize energy losses in inverters. Gradationally controlled voltage inverter is a type of asymmetrical cascaded H-bridge with one main inverter and two sub-inverters, each one with double (or triple) the voltage, connected in series. Their outputs are combined to get a near sine wave. It has a better response than conventional MLI; here, a single unit controls a whole voltage range, decreasing power-loss. Unlike PWM, which alters the voltage by turning the semiconductor on and off to change the output time without changing the size of the DC source voltage, gradational voltage control provides extremely high power conversion efficiencies. Hence, it has captured attention as the next-generation inverter capable of accelerating energy conservation efforts.

Fig. 1 Gradationally controlled voltage inverter (GCVI) [\[13\]](#page-9-8)

3 Operating Principle of a GCVI

A GCVI includes the main inverter and a few sub-inverters. The inverter cells are known as bit-inverters and are known as Bit 1 (1B), Bit 2 (2B), etc., in the ascending order of voltage [\[12,](#page-9-7) [15\]](#page-9-10). The steps in the voltage output waveform of a GCVI are called gradations.

A binary 3-bit GCVI outputs 7-voltage levels in one half-cycle or a total of 15 voltage levels, including 0 in one full-cycle of AC voltage output. A ternary 3-bit GCVI output 13-voltage levels in one half-cycle or 27-voltage levels, including 0 in one full-cycle of AC voltage output $[12]$. The most highlighting characteristic of a GCVI is its capability to decrease the switching frequencies significantly. For example, in a binary 3-bit GCVI, 3B conducts one time in each fundamental AC output voltage cycle. 2B and 1B conducts 3 times and 7 times, respectively. Thus, the switching loss is significantly minimized relative to conventional PWM inverters [\[11,](#page-9-6) [12\]](#page-9-7). As the bit-inverters are rated at different input DC voltages, a separate power device that achieves the smallest possible loss for bit-inverter is used [\[11,](#page-9-6) [12\]](#page-9-7). Since harmonic components are minimal in the voltage output of the GCVI, noise filters are eliminated [\[15\]](#page-9-10).

3.1 Concept of Energy Transfer and Control

While generating a stepped AC wave, the GCVI executes energy transfer control when transferring energy from the highest-voltage bit-inverter to the fellow bits [\[12,](#page-9-7) [15\]](#page-9-10). By employing this control, only the highest-voltage bit requires a DC source. It leads to equipment simplicity and economization. Table [1](#page-3-0) presents the concept of energy transfer control among the bits. Figure [2](#page-3-1) depicts a 3-bit, ternary GCVI. It outputs seven voltage levels in a half-cycle of AC voltage output. For example,

Output level		B3:4V _o	$B2:2V_0$	$B1:V_0$
\bf{I}	1	$\mathbf{0}$	$\mathbf{0}$	$V_{\rm o}$
	$\overline{2}$	$\mathbf{0}$	$2V_{o}$	$-V_0$
	3	$4V_{\Omega}$	$-2V_0$	$-Vo$
П	1	$\mathbf{0}$	$2V_0$	$\mathbf{0}$
	2	$4V_{o}$	$-2V_{o}$	$\mathbf{0}$
Ш	$\mathbf{1}$	$\mathbf{0}$	$2V_0$	$V_{\rm o}$
	$\overline{2}$	$4V_0$	$\mathbf{0}$	$-V_0$
	3	$4V_{o}$	$-2V_{o}$	$V_{\rm o}$
IV	$\mathbf{1}$	$4V_{o}$	$\mathbf{0}$	$\overline{0}$
V	1	$4V_0$	$\mathbf{0}$	$-V_0$
	2	$4V_0$	$2V_{\rm o}$	$-Vo$
VI	1	$4V_{\Omega}$	$2V_{o}$	$\mathbf{0}$
VII	$\mathbf{1}$	$4V_0$	$2V_0$	$V_{\rm o}$

Table 1 Total voltage output level and bit-inverter voltages of a 2-bit binary GCVI

Fig. 2 a Circuit schematic of a ternary GCVI. **b** Waveforms of a ternary GCVI

when the inverter outputs V_0 , the three selected combinations are $(0, 0, V_0)$, $(0, 2V_0)$, $-V_0$), and (4 V_0 , − 2 V_0 , − V_0) [\[14\]](#page-9-9). When the combination (4 V_0 , − 2 V_0 , − V_0) is selected, the main inverter delivers energy to the bit-inverters. In this way, the GCVI delivers energy from the main inverter to the bit-inverters while it generates AC output power [\[14\]](#page-9-9). As presented in Table [1,](#page-3-0) there is a plurality of combinations of bit-inverter voltage outputs for each of the inverter voltage output. The polarity of load current is assumed positive. The bit-inverters that output a positive voltage and

a negative voltage behave like they discharge energy from and charge energy into the DC capacitor, respectively [\[12,](#page-9-7) [15\]](#page-9-10). By gradationally regulating these two working modes of charging and discharging, it is possible to cede the mean output power of the bit-inverters zero [\[13\]](#page-9-8). The switching sequence for the active switches in the main inverter and sub-inverters is generated using the level-shifted PWM method [\[5\]](#page-9-2). A gradationally controlled voltage inverter has the following features [\[14\]](#page-9-9):

- 1. Reduced power-loss and electromagnetic noise relative to a traditional PWM inverter.
- 2. Small output filter size as the voltage switched by each cell is less. It makes the GCVI lightweight and compact.
- 3. A GCVI generates a high AC output voltage greater than the input DC voltage.

3.2 Ternary Gradationally Controlled Voltage Inverter

The ternary number GCVI (Fig. [3\)](#page-4-0) comprises three series-connected H-bridge inverters whose voltage outputs are different. The DC-link voltages of the bitinverters have ternary (1:3:9) ratios with each other. The net voltage output is regulated by altering the combinations of the bit-inverter DC-link voltages [\[11\]](#page-9-6).

Figure [2](#page-3-1) depicts the circuit schematic and associated waveforms of a ternary GCVI. Table [2](#page-5-0) presents the total voltage output level and the voltage outputs of the bit-inverters. In a ternary GCVI, the inverter generates 13-levels in one half-cycle or 27 levels, including zero in one full-cycle of the fundamental AC output voltage wave [\[11\]](#page-9-6). Hence, the inverter outputs a stair-cased waveform, and the harmonic contents in the voltage output are significantly decreased. It, in turn, reduces the size of the LC filter $[12, 15]$ $[12, 15]$ $[12, 15]$.

The most highlighting characteristic of a GCVI is its capability to minimize the switching frequencies considerably. When outputting a simple sinusoidal voltage, the main H-bridge inverter with $9V_0$ conducts only once. For each cycle, bit-inverter with $3V_0$ and the bit-inverter with V_0 conduct 5 times and 17 times, respectively [\[11,](#page-9-6) [12,](#page-9-7) [15\]](#page-9-10). Therefore, relative to traditional PWM inverters, there is a drastic reduction in the switching power losses. Since the bit-inverters have different DC-link voltages, a power device that achieves the least power-loss for each bit-inverter is employed.

Hence, the power-losses in all the switches decrease, and the heat sink's size is minimized [\[11,](#page-9-6) [12,](#page-9-7) [15\]](#page-9-10). Table [2](#page-5-0) portrays the total output voltage and bit-inverter voltages of a 3-bit ternary GCVI.

3.3 Techniques of Delivering Energy to Bit-Inverters

The GCVI comprises three series-connected inverters. The main inverter (Bit inverter 1B) receives energy directly from the DC/DC converter output terminals, whereas the bit-inverters (2B, 3B) receives energy using an indirect method [\[14\]](#page-9-9).

The voltage of a bit-inverter is regulated within a particular set value by switching the small DC/DC converter formed between each bit-inverter and the main inverter and controlling the conducting time of the main inverter [\[14\]](#page-9-9). Since each bit-inverter's output power is zero, by varying the conduction-time of the main inverter (1B), the size of the DC/DC converter required and power-loss is greatly minimized [\[14\]](#page-9-9). Figure [3](#page-4-0) depicts the method of generation of voltage output in a GCVI.

As represented in Fig. [4,](#page-6-1) the main inverter (1B) generates an output voltage one time in a half-cycle. The DC-link voltages of the bit-inverters 2B and 3B are equal, and they employ PWM control to generate their voltage output, so that the difference between these voltages and main inverter voltage output (1B) is compensated for [\[14\]](#page-9-9).

The output power (P_0) of GCVI is made equal to that of the main inverter (1B) output power (P_{in}) by adjusting the pulse width of the main inverter (1B). This condition of the pulse width yields total bit-inverter energy as zero [\[14\]](#page-9-9).

3-bit, ternary

$$
P_{\rm o} = \frac{V_{\rm m} I_{\rm m}}{2} \tag{1}
$$

$$
P_{\rm IB} = 4f_{\rm s} \int_{t_{\rm o}}^{1/4f_{\rm s}} V_{\rm in} I_{\rm m} \sin(2\pi f_{\rm s} t) \tag{2}
$$

where V_m is the peak output AC voltage, I_m is the peak output AC current, V_{in} is the input voltage supplied to inverter 1B, and *f*^s is the voltage output frequency.

4 Simulation Results and Discussions

The conventional 3-bit cascaded H-bridge inverter, binary number 3-bit GCVI, and the Ternary GCVI are simulated using MATLAB/Simulink software. Figure [5](#page-6-2) represents the voltage output waveforms of the 27-level GCVI, respectively. As the number of output voltage levels increases, the harmonic contents in the output voltage decrease, and there is a sharp increase in the value of the fundamental component of the output voltage. It is validated by the Fourier analysis of the 27-level voltage

Fig. 5 Output voltage of 3-bit ternary GCVI

Fig. 6 FFT analysis of 3-bit ternary GCVI

output waveform of a ternary GCVI shown in Fig. [2a](#page-3-1). Figure [6](#page-7-1) illustrates the selected signal and FFT analysis of the 27-level ternary GCVI, respectively.

It is observed that the 27-level 3-bit GCVI has the least total harmonic distortion (THD) of 3.00%, and a fundamental component of 130.3 V (peak value) in the output voltage, compared to that of the conventional 3-bit cascaded H-bridge (CHB) inverter, which has a THD% of 13.14% with a fundamental component of 21.42 V (peak value).

5 Comparative Analysis

A simulation study was conducted on the four types of MLIs, namely proposed 27-level 3-bit ternary GCVI, conventional 7-level 3-bit CHB-MLI, traditional 3 level diode-clamped MLI, and flying capacitor MLI. Table [3](#page-8-1) presents a detailed comparative analysis of these four types of MLIs based on no. of voltage output levels, no. of DC sources, no. of switches, no. of clamping diodes, no. of clamping capacitors, and no. of DC-bus capacitors. It is observed that the proposed 27-level, 3-bit ternary GCVI has the least harmonic distortion of 3.01% in the output voltage, relative to other types of MLIs. Also, the GCVI achieves 27 levels in the voltage output, which is four times the output voltage levels of its counterparts, utilizing a minimum number of passive and active components. Relative to a conventional 7-level 3-bit CHB-MLI, the GCVI achieves a greater output voltage of 130 V, lowest THD% of 3.01%, with the same count of DC sources and active switches.

S. No.	Parameters	7-level 3-bit cascaded H-bridge MLI $[4]$	7-level diode-clamped MLI $[1]$	7-level flying capacitor MLI $\lceil 6 \rceil$	27-level 3-bit ternary GCVI
1	No. of levels in output voltage	$\overline{7}$	$\overline{7}$	$\overline{7}$	27
2	No. of switches	12	12	12	12
3	No. of clamping diodes	θ	30	Ω	Ω
$\overline{4}$	No. of clamping capacitors	$\overline{0}$	$\mathbf{0}$	30	Ω
5	No. of DC-bus capacitors	$\overline{0}$	6	6	Ω
6	No. of DC sources	3	$\mathbf{1}$	$\mathbf{1}$	3
$\overline{7}$	Output voltage if $V_{\text{dc}} = 10$ V (V)	30	30	30	130
8	Harmonic distortion of output voltage $(\%)$	13.14	12	16	3

Table 3 Comparison of proposed GCVI with different multilevel inverters (MLI)

6 Conclusion

This paper explains the comparative analysis of a GCVI with conventional MLI topologies. The concept and operating principle of a GCVI are described. Simulation and analysis of the three types of inverters have also been explained. A GCVI offers reduced power-loss, lesser electromagnetic noise, small and compact output filters, and produces an AC voltage output larger than the DC voltage input of the GCVI. Moreover, the technique of delivering energy from the DC input power to the bitinverters floating from a ground electric potential is also obtained. It is shown that a 27-level, 3-bit GCVI has a high fundamental component of 130.3 V (peak value) and a very low THD of 3.01%, with a near sinusoidal wave-shape. The harmonic voltage distortion is inside the tolerable range of IEEE 519-2014 standard. Based on the comparative analysis of a 27-level 3-bit ternary GCVI with different existing multilevel inverter topologies, it is observed that the GCVI attains a least output voltage distortion of 3.01%, higher output voltage of 130 V with the same number of switches and no additional components, compared to its other MLI counterparts. Thus, the performance of the proposed 27-level 3-bit ternary GCVI supersedes the performance of its existing MLI counterparts.

References

- 1. N. Prabaharan, K. Palanisamy, A comprehensive review on reduced switch multilevel inverter topologies, modulation techniques and applications. Renew. Sustain. Energy Rev. **76**, 1248– 1282 (2017). <https://doi.org/10.1016/j.rser.2017.03.121>
- 2. Z. Zeng, H. Yang, R. Zhao, C. Cheng, Topologies and control strategies of multi-functional gridconnected inverters for power quality enhancement: a comprehensive review. Renew. Sustain. Energy Rev. **24**, 223–270 (2013). <https://doi.org/10.1016/j.rser.2013.03.033>
- 3. I. Patrao, E. Figueres, F. González-Espín, G. Garcerá, Transformerless topologies for gridconnected single-phase photovoltaic inverters. Renew. Sustain. Energy Rev. **15**, 3423–3431 (2011). <https://doi.org/10.1016/j.rser.2011.03.034>
- 4. P. Kala, S. Arora, A comprehensive study of classical and hybrid multilevel inverter topologies [for renewable energy applications. Renew. Sustain. Energy Rev.](https://doi.org/10.1016/j.rser.2017.02.008) **76**, 905–931 (2017). https:// doi.org/10.1016/j.rser.2017.02.008
- 5. A. Edpuganti, A.K. Rathore, A survey of low switching frequency modulation techniques for [medium-voltage multilevel converters. IEEE Trans. Ind. Appl.](https://doi.org/10.1109/TIA.2015.2437351) **51**, 4212–4228 (2015). https:// doi.org/10.1109/TIA.2015.2437351
- 6. I. Colak, E. Kabalci, R. Bayindir, Review of multilevel voltage source inverter topologies and [control schemes. Energy Convers. Manag.](https://doi.org/10.1016/j.enconman.2010.09.006) **52**, 1114–1128 (2011). https://doi.org/10.1016/j.enc onman.2010.09.006
- 7. J. Rodríguez, J.S. Lai, F.Z. Peng, Multilevel inverters: a survey of topologies, controls, and [applications. IEEE Trans. Ind. Electron.](https://doi.org/10.1109/TIE.2002.801052) **49**, 724–738 (2002). https://doi.org/10.1109/TIE.2002. 801052
- 8. M.S.A. Dahidah, G. Konstantinou, V.G. Agelidis, A review of multilevel selective harmonic elimination PWM: formulations, solving algorithms, implementation and applications. IEEE Trans. Power Electron. **30**, 4091–4106 (2015). <https://doi.org/10.1109/TPEL.2014.2355226>
- 9. M.P. Kazmierkowski, L.G. Franquelo, J. Rodriguez et al., High-performance motor drives. IEEE Ind. Electron. Mag. **5**, 6–26 (2011). <https://doi.org/10.1109/MIE.2011.942173>
- 10. S. Kouro, M. Malinowski, K. Gopakumar et al., Recent advances and industrial applications [of multilevel converters. IEEE Trans. Ind. Electron.](https://doi.org/10.1109/TIE.2010.2049719) **57**, 2553–2580 (2010). https://doi.org/10. 1109/TIE.2010.2049719
- 11. O. Mori, M. Yamada, A. Iwata et al., A single phase uninterruptible power system with a gradationally controlled voltage inverter, in *IECON Proceedings (Industrial Electronics Conference)* (IEEE, Paris, France, 2006), pp. 1956–1961
- 12. [MITSUBISHI ELECTRIC Global website,](https://www.mitsubishielectric.com/en/index.html) https://www.mitsubishielectric.com/en/index. html. Accessed 14 Nov 2020
- 13. J.S. Lai, Power conditioning circuit topologies. IEEE Ind. Electron. Mag. **3**, 24–34 (2009). <https://doi.org/10.1109/MIE.2009.932580>
- 14. T. Urakabe, K. Fujiwara, T. Kawakami, N. Nishio, High efficiency power conditioner for photovoltaic power generation system, in *2010 International Power Electronics Conference— ECCE Asia, IPEC 2010* (IEEE, Sapporo, Japan, 2010), pp. 3236–3240
- 15. A. Iwata, H. Takahashi, Gradationally controlled voltage inverter and its applications. Mitsubishi Electr. Adv. **113**, 6–8 (2006)