A New Current Mode Multiplier Using Single CCCII Without Passive Components

Syed Zahiruddin, Avireni Srinivasulu, and Musala Sarada

Abstract A current mode multiplier is a valid structured block in many signal processing operations, such as modulation and demodulation schemes in communications, in development of bio-medical equipments, in analog computations, and fuzzy logic controllers. A single second generation current controlled conveyor (CCCII) based current mode multiplier without passive components is designed. CCCII has the eccentricity of intrinsic resistance in between the two input ports which are tunable by the external bias current. PSPICE simulator is utilized to examine the proposed design. The topology yields a simple structure and highly suitable for monolithic IC fabrication. Simulation results are confirmed with a voltage requirement of \pm 2.5 V, the non linearities, total harmonic distortion (THD), and power dissipation are anticipated. Comparison of the proposed design with the existing methods is also performed. The parametric sweep and temperature analysis are also determined. The simulated results very well agree with the theoretical expectancy.

Keywords Multiplier · Current conveyor · CCCII · Total harmonic distortion · Parametric sweep

1 Introduction

Analog multipliers ascertain in various fields like signal processing, communication systems, instrumentation, and measurement systems. Several multiplier configurations are proposed previously using translinear bipolar transistors, MOS square law

M. Sarada e-mail: sarada.marasu@gmail.com

A. Srinivasulu (\boxtimes) Department of Electronics and Communication Engineering, JECRC University, Jaipur 303905, Rajasthan, India e-mail: avireni@jecrcu.edu.in

© Springer Nature Singapore Pte Ltd. 2021 M. J. B. Reddy et al. (eds.), *Advances in Smart Grid Automation and Industry 4.0*, Lecture Notes in Electrical Engineering 693, https://doi.org/10.1007/978-981-15-7675-1_10

S. Zahiruddin · M. Sarada

Department of Electronics and Communication Engineering, Vignan's Foundation for Science, Technology and Research (Deemed to Be University), Guntur 522 213, A.P, India e-mail: zaheer.usk@gmail.com

characteristics, and switching capacitors. However, they are bounded to voltage mode operations and therefore not suitable for current mode. The current mode designs have several advantages such as large dynamic range, greater linearity, large signal bandwidth, simple configuration, and low power consumption [\[1](#page-7-0)[–8\]](#page-7-1).

In contemporary world, the analog VLSI has arised as a exceptional technology for the imminent demands of large bandwidth and less power requisites. A number of multiplier topologies as such is designed based on voltage mode. The eminent fact is that the dynamic range of voltage dependent devices is uttered by the frequency dependent gain. This glitch can also be elucidated by the current mode devices. Many voltage mode and current mode multipliers based on different active building modules have been proposed in the literature, but they involve two or more active devices, having the drawback of large area constraint and dissipation of more power. Abuelma'atti [\[2\]](#page-7-2) has developed the current mode multiplier design possessing two CCCIIs without external passive components. The configuration proposed by Erkan Yuce [\[3\]](#page-7-3) implies a single CCCII for realization along with a current controlled grounded resistor (CCGR), which is then realized with four-bipolar junction transistors (BJTs). Many such techniques using various active devices exist in the literature that uses operational transconductance amplifier (OTA), current controlled current differencing buffered amplifier (CCCDBA), current differencing transconductance amplifier (CDTA), current controlled current differencing transconductance amplifier (CCCDTA), current follower transconductance amplifier (CFTA), current controlled current conveyor transconductance amplifier (CCCCTA), digitally programmable current conveyor (DPCCII) [\[9–](#page-7-4)[19\]](#page-8-0). In this manuscript, current mode CCCII-based multiplier utilizing only one CCCII without passive components is proposed with two input current signals and one controllable bias current. Compared with the existing current mode multipliers, the main advantage of the proposed topology is that it occupies less area and low power dissipation because of having only one CCCII with no passive components for realization.

2 Second Generation Current Controlled Conveyor

Basically, CCCII is a mixed translinear loop, current mode active structured block for several analog applications. It has the additional advantage of intrinsic resistance (R_B) that can be observed at input terminal *X* that can be varied by tuning the external bias current and thus avoids the usage of external resistor which is more preferred for IC fabrication.

The matrix relationship between input and output currents, by considering the intrinsic resistance R_B into account of an basic CCCII is given in matrix form [\(1\)](#page-1-0).

$$
\begin{bmatrix} I_Y \\ V_X \\ I_Z \end{bmatrix} = \begin{bmatrix} 0 & 0 & 0 \\ 1 & R_B & 0 \\ 0 & \pm 1 & 0 \end{bmatrix} \begin{bmatrix} V_Y \\ I_X \\ V_Z \end{bmatrix}
$$
 (1)

Conventionally, using [\(1\)](#page-1-0), the plus and minus sign signify the direction of current between input port *X* and output port *Z*. If the direction of current is same, then it is a positive current conveyor (CCCII+). If the direction of current is in opposite direction, then it is a negative current conveyor (CCCII-). At port X , R_B denotes the input intrinsic resistance, tuned with bias current, $(R_B = V_T/2I_B)$, where $V_T \approx 26$ mV is the voltage equivalent of temperature, and $I_B \geq 0$ is the external bias current of the CCCII. At node *Y*, the current I_Y is zero since the impedance at the input of node *Y* is infinite. Therefore, the current applied at input node *X* is transformed to output node *Z.*

Several applications and other methods of realizing a multiplier topology are available by applying bias current to the CCCII [\[9–](#page-7-4)[14\]](#page-8-1). Figure [1](#page-2-0) shows the symbolic depiction of CCCII.

Transistor model of CCCII is shown in Fig. [2](#page-2-1) in which the translinear loop is realized using bipolar junction transistors to achieve a wide frequency range. The transistor loop (M_1-M_4) forms a mixed translinear, DC biased by means of current mirrors (M_5 – M_6 , and M_9 – M_{10}). The transistors (M_{11} – M_{12} , and M_{13} – M_{14}) are helpful to produce output current *Z+* in response to the *X* terminal input current. The output *Z*- terminal is realized using additional current mirrors $(M_{15}-M_{17}$, and $M_{18}-M_{20})$, and the transconductance gain can be varied by I_{B} .

Fig. 2 Internal structure of CCCII \pm

3 Proposed Current Mode Multiplier

The work is organized to design a new current-based multiplier using a single CCCII, with no passive components and has various applications in current mode signal processing circuits. The proposed design of Fig. [3](#page-3-0) can multiply two current signals and is able to operate at a broad range of frequencies. The design is insensible to temperature variations, and the output current (I_Z) can be inhibited by varying the input bias current. The main advantage of the developed circuit is that it uses only one CCCII for construction which ultimately requires less area and low power. The internal structure of CCCII is as shown in Fig. [2.](#page-2-1)

Using routine design analysis for the multiplier configuration of Fig. [3,](#page-3-0) the simplified output current expression is:

$$
I_Z(t) = \frac{I_1(t) \times I_2(t)}{I_B} \tag{2}
$$

Considering non-idealities, the above expression is denoted by

$$
I_Z(t) = \frac{\alpha_0 \times \beta_0 \times I_1(t) \times I_2(t)}{I_B}
$$
 (3)

where α_0 is the DC gain with current tracking error, and β_0 is the voltage gain with voltage tracking error, which are ideally equal to unity.

4 Simulation Results

The proposed design of Fig. [3](#page-3-0) has been simulated by using PSPICE simulator. Figure [4](#page-4-0) shows the simulated results with the specifications shown as under. The CCCII was realized by the transistor schematic shown in Fig. [2;](#page-2-1) PR100N for PNP and NP100N for NPN transistors of bipolar group ALA400 of AT and T are utilized. The supply voltage is $\pm V_{\rm cc} = 2.5$ V, and the value of bias current is $I_{\rm B} = 50 \mu A (R_X)$ $= 260 \Omega$). The input signal frequencies are $I_1 = 10 \sin (2 \times \pi \times 10 \times 10^3 t)$ µA and $I_2 = 10$ Sin (2 $\times \pi \times 100 \times 10^3$ t) μ A. The total harmonic distortion (*THD*) of the proposed multiplier circuit is 1.876%, and the total power dissipation is 3.74 mW.

Fig. 4 The simulated outcome of Fig. [3](#page-3-0) represents the multiplication of two sinusoidal currents

The harmonic distortion and power dissipation values are quite low and reasonably good.

Figure [5](#page-4-1) is the frequency spectrum of the proposed design, and Fig. [6](#page-5-0) shows the variation of bias current versus the output current; the input signal frequencies are $I_1 = 10$ Sin (2 × π × 10 × 10³t) μ A, and $I_2 = 10$ Sin (2 × π × 100 × 10³t) μ A are preserved constant. The graph imitates the closeness of theoretical and simulated results for the variation of bias current over a range of $50-250 \mu A$.

Figure [7](#page-5-1) is the graphical representation of total harmonic distortion versus the bias current. The bias current is varied over a range of $50-250 \mu A$, and the observed distortion is in the range of 3.912 \times 10⁻³ to 0.7824 \times 10⁻³. The THD is 1.876%, which is very low. Figures [8](#page-5-2) and [9](#page-6-0) are also the graphical interpretation confirming

Fig. 5 Simulated output frequency spectrum of the proposed circuit

Fig. 8 Simulated outcome of the multiplier circuit for the variation of temperatures from 0 to 150 °C

Fig. 9 Simulated outcome of the multiplier circuit showing the parametric sweep over the temperatures from 0 to 150 °C

the variation of amplitudes of output current over the variation of temperature from 0 °C to a maximum of 150 °C. It reflects the insensitiveness over the temperature variations, keeping the input signal frequencies $I_1 = 10 \mu A \sin(2 \times \pi \times 10 \times 10^3 t)$, and $I_2 = 10 \mu A \sin (2 \times \pi \times 100 \times 10^3 t)$ unaltered (Table [1\)](#page-6-1).

The proposed multiplier employs a single CCCII with no passive components for the realization. The design of [\[3\]](#page-7-3) consists of a single CCCII and one current controlled grounded resistor (CCGR), which is then realized with four BJTs and is able to produce a total harmonic distortion up to 5%. The design of [\[9\]](#page-7-4) has been involved with 3 CCDDCCs along with a capacitor, and its distortion is 0.8% for a 0.6 V_{PP} . The configuration of $[10]$ has the advantage of using a single CFCTA with no passive components, but suffers a distortion of 4% which is less preferred. Whereas the design of $[12]$ has the advantage of having less distortion of 1.21%, but at a cost of 3 op-amps, 6 resistors, and 2 CMOS transistors for its construction. It requires 1 CDBA and 6 MOS transistors for the implementation of the design of

Topology (ref.)	Number of active elements	Type of active element	Number of passive. components	THD
$\lceil 3 \rceil$		CCCII	1 resistor	5%
$\lceil 9 \rceil$	3	CCDDCC	1 capacitor	0.8% within 0.6 Vpp
$[10]$		CFCTA	Ω	4%
$\lceil 12 \rceil$	3	OP-AMP _s	6 resistors and 2 CMOS transistors	1.21%
$[13]$		CDBA	6 MOS transistors	NA
This work		CCCII	Ω	1.876%

Table 1 Comparison of proposed method with the existing methods

[\[13\]](#page-8-3). Referring to all the above designs, the advantages of the proposed design are that it requires only one CCCII with no passive components and offers low distortion and also highly suitable for monolithic IC fabrication.

5 Conclusion

A current mode multiplier design is developed, having no capacitors or resistors involved which is suitable for IC fabrication. The total harmonic distortion and power dissipation are evaluated that are 1.876% and 3.74 mW, respectively. To improve the potency of the design, the non-linearity, frequency spectrum, and temperature insensitivity are determined. The simulation results for the variation of bias current with respect to the THD are verified and found satisfactory. The proposed design is compared with the existing methods and tabulated. Thus, the reported multiplier design has a simple structure that requires small area and dissipates low power over the other existing technologies.

References

- 1. Sedra S, Roberts GW, Gohh F (1990) The current conveyor: history, progress and new results. IEE Proc Part G Circ Dev Syst 137(2):78–87. <https://doi.org/10.1049/jp-g-2.1990.0015>
- 2. Abuelma'atti MT, Al-Qahtani MA (1998) A current-mode current controlled current conveyor [based analogue multiplier/divider. Int J Electron 85\(1\):71–77.](https://doi.org/10.1080/002072198134364) https://doi.org/10.1080/002072 198134364
- 3. Yuce E (2008) Design of simple current mode multiplier topology using a single CCCII+. IEEE Trans Instrum Measur 57(3):631–637. <https://doi.org/10.1109/tim.2007.910112>
- 4. Srinivasulu A, Pal D (2016) CCII + based novel waveform generator with grounded resistor/capacitor for tuning. In: Proceedings of IEEE applied electronics 2016 international conference, Czech Republic, pp 247–251. <https://doi.org/10.1109/ae.2016.7577283>
- 5. Mahendranath B, Srinivasulu A (2017) An output buffer for $+3.3$ V applications in A 180 nm $+$ [1.8 V CMOS technology. Radioelectr Commun Syst 60\(11\):512–518.](https://doi.org/10.3103/s0735272717110061) https://doi.org/10.3103/ s0735272717110061
- 6. Krishna PVSM, Srinivasulu A, Lal RK (2015) Two new first order all pass filters based on differential difference complementary current conveyor. Int J Cont Theo Appl 8(1):140–148
- 7. Linitha R, Srinivasulu A, Reddy, VV (2015) A Schmitt trigger based on DDCCTA without any passive components. In Proceedings of IEEE international conference on communication [and signal processing, India, April 2–4, pp 1695–1698.](https://doi.org/10.1109/iccsp.2015.7322808) https://doi.org/10.1109/iccsp.2015.732 2808
- 8. Sivakumari K, Srinivasulu A, Reddy VV (2014) A high slew rate, low voltage CMOS class-AB amplifier. In: Proceedings of IEEE applied electronics 2014 international conference, Czech Republic, pp 267–270. <https://doi.org/10.1109/ae.2014.7011717>
- 9. Prommee P, Somdunyakanok M (2009) CMOS based current controlled DDCC and its appli[cations to capacitance multiplier and universal filter. Int J Electron Commun:1–8.](https://doi.org/10.1016/j.aeue.2009.12.002) https://doi. org/10.1016/j.aeue.2009.12.002
- 10. Tuntrakool S, Suwanjan P, Jaikla W (2017) Temperature insensitive current-mode four quadrant [multiplier using single CFCTA. MATEC Web Conf 95:1–4.](https://doi.org/10.1051/matecconf/20179514001) https://doi.org/10.1051/matecconf/ 20179514001
- 11. Sawigun C, Serdijn WA (2009) Ultra low power, class-AB, CMOS four quadrant current multiplier. Electron Lett 45(10):483–484. <https://doi.org/10.1049/el.2009.3311>
- 12. Roy S, Paul TK, Pal RR (2017) A new method of realization of four quadrant analog multiplier using operational amplifiers and MOSFETs. J Phy Sci 22:163–173
- 13. Pathak JK, Singh AK, Senani R (2014) New multiplier/divider using a single CDBA. Am J Elect Electron Eng 2(3):98–102. <https://doi.org/10.12691/ajeee-2-3-7>
- 14. Saatlo AN, Ozoguz IS (2016) Design of a high-linear, high-precision analog multiplier, free [from body effect. Turk J Electr Eng Comput Sci 24:820–832.](https://doi.org/10.3906/elk-1307-159) https://doi.org/10.3906/elk-130 7-159
- 15. Srınıvasulu A, RukminiMSS, SaradaM, RamMP, Prasad S (2014) Pulse width modulator based on second generation current conveyor. In: Proceedings of the IEEE international conference [on devices, circuits and communications, pp 1–4, Ranchi, India.](https://doi.org/10.1109/icdccom.2014.7024740) https://doi.org/10.1109/icd ccom.2014.7024740
- 16. Avırenı S (2011) Current conveyor based Schmitt trigger and its applications as a relaxation oscillator. Int J Circ Theo Appl 39(6):679–686. <https://doi.org/10.1002/cta.669>
- 17. Bhargav A, Srinivasulu A, Pal D (2018) An operational transconductance amplifiers based sinusoidal oscillator using CNTFETs. In: Proceedings of the 23rd IEEE international confer[ence on applied electronics, Pilsen, Czech Republic, 6p.](https://doi.org/10.23919/ae.2018.8501428) https://doi.org/10.23919/ae.2018.850 1428
- 18. Suma M, Reddy VV, Srinivasulu, A (2016) Current mode Schmitt trigger based on ZC-current differencing transconductance amplifier. In: Proceedings of IEEE international conference [on inventive computation technologies, Coimbatore, pp 1–5.](https://doi.org/10.1109/inventive.2016.7823226) https://doi.org/10.1109/invent ive.2016.7823226
- 19. Srivyshnavi T, Srinivasulu A (2015) A current mode Schmitt trigger based on current differencing transconductance amplifier. In: Proceedings of 3rd IEEE international conference on [signal processing, communication and networking, pp 1–4.](https://doi.org/10.1109/icscn.2015.7219884) https://doi.org/10.1109/icscn.2015. 7219884