# **Reversible Logic: An Introduction**



**H. M. Gaur, T. N. Sasamal, A. K. Singh, A. Mohan and D. K. Pradhan**

**Abstract** Reversible logic is one of the alternatives to meet the requirement of power, speed and size in EDA (Electronic Design Automation) industry because these circuits are theoretically proven for providing nearly energy free computation by preventing the loss of information during operations. This chapter describes about theory of reversible logic, basic gates, cost matrices used for synthesis and testing of these circuits and connection of reversible logic with quantum computation.

# **1 Introduction**

Energy loss is a significant constraint in digital circuit design. It is involved in each phase of design cycle starting from the logic level to the technological level of development. Since the evolution of electronic devices, starting from the centimeter scale vacuum tubes to the present nanometer scale CMOS: the minimization of power dissipation, lowering the size and enhancing the speed are major challenges in the pursuit of cutting-edge technology. Higher degree of on-chip integrated circuits and type of fabrication processes have dramatically reduced the energy levels over the

H. M. Gaur  $(\boxtimes)$ 

T. N. Sasamal Department of Electronics and Communication Engineering, NIT Kurukshetra, Kurukshetra, India e-mail: [sasamal.trailokyanath@gmail.com](mailto:sasamal.trailokyanath@gmail.com)

A. K. Singh Department of Computer Applications, NIT Kurukshetra, Kurukshetra, India e-mail: [ashutosh@nitkkr.ac.in](mailto:ashutosh@nitkkr.ac.in)

A. Mohan Department of Electronics Engineering, IIT-BHU, Varanasi, India e-mail: [profanandmohan@gmail.com](mailto:profanandmohan@gmail.com)

D. K. Pradhan Department of Computer Science, University of Bristol, Bristol, UK e-mail: [pradhan@compsci.bristol.ac.uk](mailto:pradhan@compsci.bristol.ac.uk)

© Springer Nature Singapore Pte Ltd. 2020 A. K. Singh et al. (eds.), *Design and Testing of Reversible Logic*, Lecture Notes in Electrical Engineering 577, [https://doi.org/10.1007/978-981-13-8821-7\\_1](https://doi.org/10.1007/978-981-13-8821-7_1)

Department of Electronics & Communication Engineering, ABES Institute of Technology, Ghaziabad (Delhi NCR) 201009, India e-mail: [leoharimohan84@gmail.com](mailto:leoharimohan84@gmail.com)



<span id="page-1-0"></span>**Fig. 1** Computing technologies

last decades. Today, we have achieved in reducing the size to some nanometers scales providing clock speed more than 3 GHz. But if we further minimize the size, we have to compensate with speed and power dissipation. This statement limits the evolution of Moore's law and it may saturate by 2020 [\[46](#page-12-0)]. Another factor of power dissipation is the loss of information as highlighted by Landauer [\[45\]](#page-12-1). According to this, every bit loss in logic circuits is involved in a loss of  $k_B T$  ln 2 Joules of heat in the environment, where  $k_B$  is Boltzmann's constant and T is the absolute temperature at which operation is performed. For instance, the heat dissipation per bit is  $2.9 \times 10^{-21}$ Joules [\[45\]](#page-12-1). However, it is very small but cannot be ignored where the rate of the processor frequency is very high. This problem propel the engineers and researchers to develop such a logic that does not involve information loss. It is possible only by the inclusion of reversible gates in logic design process. Quantum computation is also known for saving power on the top of several emerging technologies like trapped ion, magnetic resonance etc. Moreover, all the quantum computation are inherently reversible in nature [\[59\]](#page-13-0).

Reversible logic is one of the promising techniques to reduce the power requirements, as these circuits are theoretically claimed for producing nearly energy free computation systems by preserving the loss of information [\[6\]](#page-11-0). These circuits have the capability of producing ultra high speed and compact electronic devices [\[59](#page-13-0)]. However, the logic can be applied to traditional logic circuits [\[93\]](#page-15-0), but its applications to quantum computation have been proven for achieving excellence in terms of power consumption, speed and size. The identification and implementation of reversible quantum circuits have been achieved using several probabilistic methods and ideas [\[5](#page-10-0), [15,](#page-11-1) [59,](#page-13-0) [70,](#page-14-0) [91](#page-15-1)]. Figure [1](#page-1-0) shows some dominating technologies where the researchers are currently exploring the possibilities for employing this logic at physical foregrounds [\[13,](#page-11-2) [43,](#page-12-2) [64](#page-13-1), [73](#page-14-1), [81\]](#page-14-2).

The construction of reversible logic circuits design and synthesis techniques [\[14,](#page-11-3) [22,](#page-11-4) [26,](#page-12-3) [31](#page-12-4), [48](#page-13-2), [55](#page-13-3), [65,](#page-13-4) [66,](#page-13-5) [78](#page-14-3), [79](#page-14-4), [92\]](#page-15-2) are based on fundamental Toffoli and Fredkin gates [\[18](#page-11-5), [19,](#page-11-6) [86](#page-14-5)]. These gates can be further extended to *n*th order gates, known as Multiple Control Toffoli (MCT) and Multiple Controlled Fredkin (MCF) gate

libraries. Numerous other reversible gates have also been proposed in the literature [\[7,](#page-11-7) [32,](#page-12-5) [33,](#page-12-6) [39](#page-12-7)[–41,](#page-12-8) [52,](#page-13-6) [63,](#page-13-7) [71,](#page-14-6) [74,](#page-14-7) [75,](#page-14-8) [77,](#page-14-9) [82,](#page-14-10) [84\]](#page-14-11), but the primary components of these gates are MCF and MCT [\[28\]](#page-12-9). Moreover, the final quantum decomposition of the reversible circuits are based on them. The efficiency of the designs are governed by several performance metrics defining their operating cost. These metrics are wires, gates, quantum stages and garbage [\[50](#page-13-8)].

# **2 The Logic**

Currently, all digital logic circuits are physically irreversible because they comprise of irreversible gates. The energy provided by the source is eventually converted into heat with every bit loss. For example, there is a loss of a bit per clock in a two input AND gate as shown in Fig. [2a](#page-2-0). Moreover, irreversible logic does not traverse the state sequences in the reverse direction to achieve the initial state after the completion of logical functions. In the I/O of AND gate shown in Table [1,](#page-2-1) the output permutation is 0 for three input permutations 0, 1 and 2. The output cannot be unique because there are only two logic states (0 and 1) where at least two output will be same, the reverse computation cannot be achieved. The statement cannot be true number of inputs greater than the number of permutations. Hence, there should be same number of inputs and outputs. For two inputs there will be two outputs as shown in Fig. [2b](#page-2-0). But assuming two output will not provide the solution. Consider the example circuit of  $2 \times 2$  AND gate shown in Fig. [2c](#page-2-0) whose I/O is listed in Table [2.](#page-3-0) Here, again the output permutation is 0 for two input permutations 0 and 1. There is a need to develop a logic to settle this situation, where we can conserve output bits.

In this situation, information lossless computing presents an option, where a logical operation does not yield loss of information called reversible operation. There



<span id="page-2-0"></span>**Fig. 2** Irreversible computation

Input		Output	
A B	Permutation	$Y = A \cdot B$	Permutation
0 <sub>0</sub>	v	U	
0 <sub>1</sub>		U	
10		U	

<span id="page-2-1"></span>**Table 1** I/O of AND gate

Input		Output			
$\overline{AB}$	Permutation	Х	$Y = A \cdot B$	Permutation	
0 <sub>0</sub>	O		U		
0 <sub>1</sub>		v	v		
10			0		

<span id="page-3-0"></span>**Table 2** I/O of  $2 \times 2$  AND gate



<span id="page-3-1"></span>**Fig. 3** Reversible computation

are two approaches to attain reversibility; they are logical and physical reversibility. The first one corresponds to the bijective relation between inputs and outputs, so inputs can be inferred from the outputs [\[45\]](#page-12-1). The later means that there must be some conditions for computation in reverse order [\[6](#page-11-0)]. Logical reversibility can be achieved by following two different criteria. First, when intermediate information's are retained during computation from input to output. Here, the reverse computation can be obtained in backward direction, i.e., from output to input by considering the retained information. Second, when logical reversible gates are used for computation without storing intermediate results. However, logical reversibility in turn implies physical reversibility which bards the dissipative effects in computation process. For a computation to be physically reversible, it must be logically reversible. The unsuspecting erasure of a bit of information must always incur a cost of  $k_B T \ln 2$  in thermodynamic entropy in irreversible computation. Hence, reversible logic entails the reduction of increment in physical entropy by saving the input information and prevent the information loss in the form of heat to the environment.

Consider the example circuit of  $2 \times 2$  XOR gate shown in Fig. [3a](#page-3-1). Its I/O listed Table [3](#page-3-2) shows the same results as required for a reversible  $2 \times 2$  function where there

<span id="page-3-2"></span>

Input		Output			
$\overline{AB}$	Permutation	$X = A$	$Y = A \oplus B$	Permutation	
0 <sub>0</sub>			U		
0 <sub>1</sub>					
10					
			υ		

**Table 3** I/O of  $2 \times 2$  XOR gate

is a unique correlation between input and output permutations called as bijectivity or logical reversibility. Moreover, it can also be observed from Table [3](#page-3-2) that, if the output is again used as an input, which results in original input permutation, called as physical reversibility. For instance, for input permutation 2 the output is 3 and if we use 3 as an input permutation, the output is the original input permutation i.e. 2.

The mathematical equivalence circuit of  $2 \times 2$  XOR gate shown in Fig. [3b](#page-3-1). Its corresponding reversible/quantum representation is shown in Fig. [3c](#page-3-1), which is called as reversible Controlled NOT (CNOT) gate. It is having a control input *k* and target output *T*. The output function  $f(k, T)$  is controlled by the input *k*. For instance, if  $k = 0$ ,  $f(k, T) = T$  and if  $k = 1$ ,  $f(k, T) = T$ , i.e., controlled NOT operation. The concept was very theoretical in the beginning. Many mathematical equations were used to prove its feasibility and strengths. Since the past two decades, this topic drew more attention and improved in design, synthesis and testing. Mainly, there are two categories of current research in this area, physical implementation and designing where a number of research groups in leading research labs around the globe are working.

### *2.1 Reversible Function*

A Boolean function produces p outputs  $(y_1, y_2, \ldots, y_p)$  with respect to *n* inputs  $x_1, x_2, \ldots, x_n$ , where the output *y* is the function of inputs  $y_p = f(x_1, x_2, \ldots, x_n)$ . A Boolean logic function with *n* variables is *reversible* if it generates unique output for each input permutations [\[86\]](#page-14-5). The necessary conditions for a Boolean function with *n* variables to be reversible can be stated as:

- The number of inputs and outputs should be equal.
- There should be bijective mapping between input and output.

# *2.2 Reversible Gates*

A reversible gate recognizes a reversible function. If a  $n \times n$  input output gate produces distinct output for its distinct input functions, it is called as  $n \times n$  reversible gate. The basic building blocks for designing any functional circuits are the logic gates and synthesis schemes based on them. Alike irreversible AND, OR and NOT logic gates, there are two fundamental Controlled NOT and Controlled SWAP reversible gates. These gates are commonly known as Toffoli and Fredkin gates, which are further extended into  $n \times n$  gates which form Multiple Control Toffoli (MCT) and Multiple Controlled Fredkin (MCF) gates libraries.

#### **Multiple Controlled Toffoli**

An MCT gate has *m* control inputs  $(k_1, k_2, \ldots, k_m)$  and one target input *T* to form  $(m + 1) \times (m + 1)$  reversible Boolean function. The control input directly mapped



<span id="page-5-1"></span>**Fig. 4** Schematic representation of MCT gates

to their respective outputs and the function  $f(k_m, T)$  is given by Eq. [1.](#page-5-0) The illustration is also provided in Fig. [4a](#page-5-1). A  $3 \times 3$  gate shown in Fig. [4b](#page-5-1) is called a Toffoli gate. The least member of this family shown in Fig. [4c](#page-5-1) is known as a NOT gate, whose output is inversion of the input applied to it.

<span id="page-5-0"></span>
$$
f(k_m, T) = (k_1 \cdot k_2 \cdot \ldots k_m) \oplus T \tag{1}
$$

#### **Multiple Controlled Fredkin**

An MCF gate has *m* control inputs  $(k_1, k_2, \ldots, k_m)$  and two target inputs  $T_1$  and  $T_2$  to form a  $(m + 2) \times (m + 2)$  reversible function as depicted in Fig. [5a](#page-5-2). The gate passes all the control inputs directly to respective outputs and the target outputs  $f_1(k_m, T_1, T_2)$  $f_1(k_m, T_1, T_2)$  $f_1(k_m, T_1, T_2)$  and  $f_2(k_m, T_1, T_2)$  are given by Eqs. 2 and [3](#page-5-4) respectively. Here,  $k_{PR} =$  $k_1 \cdot k_2 \cdot \ldots \cdot k_m$ . A 3  $\times$  3 gate shown in Fig. [5b](#page-5-2) is called a Fredkin gate, whose respective outputs are given by  $f_1(k, T_1, T_2) = \overline{k}T_1 + kT_2$  and  $f_2(k, T_1, T_2) = kT_1 + \overline{k}T_2$ . The least member of this family is shown in Fig. [5c](#page-5-2) is known as a SWAP gate which interchange its applied target inputs at the outputs.

<span id="page-5-4"></span><span id="page-5-3"></span>
$$
f_1(k_m, T_1, T_2) = \overline{k_{PR}} \cdot T_1 + k_{PR} \cdot T_2 \tag{2}
$$

$$
f_2(k_m, T_1, T_2) = k_{PR} \cdot T_1 + \overline{k_{PR}} \cdot T_2 \tag{3}
$$



<span id="page-5-2"></span>**Fig. 5** Schematic representation of MCF gates

Gates	Output		
	D		R
Peres	А	$A \oplus B$	$AB \oplus C$
R	$A \oplus B$	А	$C' \oplus AB$
TR	A	$A \oplus B$	$AB' \oplus C$
<b>URG</b>	А	$A \oplus B$	$AB \oplus C$
PPRG	$A \oplus B$	$AC+B'C'$	$A'C+B'C'$

<span id="page-6-0"></span>**Table 4** Input-output of  $3 \times 3$  gates

<span id="page-6-1"></span>



### **Others**

There are many *n* I/O gates has been projected in the last two decades other than fundamental MCT and MCF gates, [\[7](#page-11-7), [32](#page-12-5), [33,](#page-12-6) [39](#page-12-7)[–41,](#page-12-8) [52,](#page-13-6) [53,](#page-13-9) [63](#page-13-7), [71](#page-14-6), [74](#page-14-7), [75,](#page-14-8) [77,](#page-14-9) [82,](#page-14-10) [84](#page-14-11)], which are projected for special functions efficiently. The purposes includes universality, addition, parity preservation etc. The schematics of some popular  $3 \times 3$ and  $4 \times 4$  gates are shown in Table [4,](#page-6-0) where the inputs  $\{A, B, C\}$  and outputs  $\{P, Q, \}$ R} are revealed. The schematics of some popular  $4 \times 4$  gates are shown in Table [5,](#page-6-1) where the inputs  ${A, B, C, D}$  and respective outputs  ${P, O, R, S}$  can be seen. The gates Peres, R and URG are known for their universality. TR, TSG and PAOG gates are projected for addition purposes. The gates SMS, R1, OTG and PPRG are having parity preservation and generation capabilities which can be used for testability purpose. The properties of nearly all commonly used  $3 \times 3$  and  $4 \times 4$ gates are summarized and analyzed at two significant experimentation levels in [\[28](#page-12-9)].

# *2.3 Fundamental Properties of Reversible Gates and Circuits*

Depending on the functionality of reversible gates, they can be categorized into two different classes:

• *Conservative*: The gates which retain the number of logic values from the input to output are known as conservative gates. In other words, the number of 1*s* and 0*s* are same at both ends of the circuit.



<span id="page-7-0"></span>**Fig. 6** Reversible circuits

• *Parity preserving*: The gates in which the sum of logic 1s in their inputs and outputs are even are called parity preserving gates. Scientifically, the exor of all inputs and outputs result a null value. If these properties are closely analyzed it can be concluded that the conservative gates are parity preserving but vice-versa is not always correct.

The construction of all reversible logic circuits design and synthesis techniques are based on fundamental MCT and MCF gates. Since the operations in reversible logic circuits are linear, i.e., all the outputs of one gate stage varies the operations of next gate stages. The input signal is once propagated from the input, will not be taken back and cannot be taken as inputs to multiple gates and there is no loss of logic bits which maintains the information entropy. The synthesis of reversible circuits is restricted to 'FANOUT' and 'FEEDBACK'. In reversible circuits, these factors are not allowed  $[6, 59]$  $[6, 59]$  $[6, 59]$  $[6, 59]$ . It results in the only condition to form a reversible circuit by means of cascading reversible gates, Fig. [6a](#page-7-0), b, c illustrated the three reversible circuit networks by using MCT, MCF and MCTF gates respectively.

# *2.4 Cost Metrics*

In designing reversible circuits, certain cost measures has been considered to evaluate the efficacy of proposed methodologies. These measures are can be considered as operating cost of the circuits [\[23](#page-11-8), [24](#page-11-9), [50\]](#page-13-8). A brief explanation and respective illustration using a reversible full adder (*rd*32 benchmark circuit [\[16\]](#page-11-10) shown in Fig. [7\)](#page-8-0) of these metrics is given as follows:

<span id="page-8-0"></span>

# <span id="page-8-1"></span>**Gate Cost**:

The number of gates required to construct a circuit refer its gate count. It is a direct measure to calculate the cost of a circuit, which is commonly called as gate cost (*GC*). The number of gates used to construct a full adder shown in Fig. [7](#page-8-0) are four, hence its gate cost is equal to 4.

# **Quantum Cost**:

A complete reversible circuit can also be realized in corresponding quantum realization using elementary quantum gates ( $1 \times 1$  NOT,  $1 \times 1$  CNOT, Control V and Control  $V+$ ). The sum of these elementary quantum gates are termed as quantum cost  $(OC)$  of the circuit. The full adder (Fig. [7\)](#page-8-0) can be decomposed using twelve quantum gates as shown in Fig. [8,](#page-8-1) hence its quantum cost is 12.

# **Ancilla Input**:

There are the requirement of additional constant inputs to convert an irreversible into reversible circuit. These additional inputs are referred as ancilla inputs (*AI*). The last input is taken as constant 0 to construct SUM and CARRY functions as shown in green colour in Fig. [7,](#page-8-0) hence number of ancilla input is 1.

# **Input**:

The number of inputs directly impact on the *qu*bits in a reversible circuit and increases the size of the circuit. These number of input or wires (*n*) including ancilla input can also be taken to evaluate the performance of any design methodology. There are four wires needed to implement a full adder circuit shown in Fig. [7,](#page-8-0) hence  $n = 4$ .

# **Garbage Output**:

To maintain the bijectivity property in the realization of reversible circuits, some outputs are left unused. These outputs are referred as garbage outputs (*GO*). It can be seen that, two output are left unused to realize a full adder circuit depicted in Fig. [7,](#page-8-0) written as garbage in red colour. Hence *G O* for this circuit is 2.

The discussed parameters show a direct connection with area/size and complexity of a circuit. The more values of these parameters raise the size and complexity and enhance the power dissipation and physical cost of circuits and devices. Hence the minimization of these measures should be the major subject all through the development of design and test strategy for reversible logic circuits. The quantum cost has a proportionate association with delay, while ancilla inputs are the extra source of input power and garbage depicts the loss of power. Moreover, there are some technology-dependent measures are also exist like input to output delay which can be used to compute the speed.

# **3 A Door Step Towards Quantum Computation**

A traditional computer circuits comprised of wires and logic gates, where the wires transfer the information which is further manipulated by logic gates to perform some operations. In quantum computers, the information is switched with the help of change in quantum states. These states are defined using linear combinations, called as superposition for a single *qu*bit system as given in Eq. [4.](#page-9-0) Where,  $\alpha \& \beta$  are the two complex numbers and  $|0\rangle$ ,  $|1\rangle$  shows the Dirac notations of the two states.

<span id="page-9-0"></span>
$$
|\psi\rangle = \alpha|0\rangle + \beta|1\rangle \tag{4}
$$

Out of the infinite quantum information space (Hilbert Space) in the superposition, there are two quantum states  $|0\rangle$  and 1) that can be easily recognizable for performing any operation. These states refers the ground state and excited state of electrons in an atom respectively, as demonstrated in Fig. [9.](#page-9-1) The *qu*bit is once propagated from the input will not be taken back and cannot be taken as inputs to multiple stages in a quantum system.

A quantum circuit contains elementary quantum gates to hold and manipulate the quantum information. The smallest (and trivial) member of this family is elementary NOT gate whose functionality is as usual. Rather than a truth table, these gates are represented in form of a matrix, which pursue the linearity of quantum gates. Controlled NOT, Z, H, SWAP are the elementary quantum gates that can be derived to multiple *qu*bit gates. Similar to reversible gates a quantum controlled NOT gate used to invert a state and SWAP gate is used to interchange any two states. The change of

<span id="page-9-1"></span>**Fig. 9** *qu*bit representation as two electronic levels



states in quantum NOT gate can be given by  $\alpha|0\rangle + \beta|1\rangle \rightarrow \alpha|1\rangle + \beta|0\rangle$ . The swap and copy operations are process for minimum of two *qu*bit system. The archetypal multi-*qu*bit quantum gates are controlled NOT gates, similar as that of reversible MCT and MCF gates and all the quantum operations are inherently reversible in nature.

Hence, regardless of the physical implementation, the research in design and synthesis of reversible logic circuits will be the foundations of quantum computers. The implementation of reversible logic will be formulated in conjunction with quantum technology. The full scope of potential technologies has not been imagined yet nor it will be, until definite quantum information hardware is obtainable for future generations of computation. The reversible logic designs and synthesis methods are independent of the implementation technique. Once the implementation becomes more stable for fabrication, the design can be set into a real hardware device.

# **4 Summary of the Chapter**

However, physical implementation is limitedly experimented, a healthy research has been accomplished in the area of reversible logic circuits. Following are the key points that are discussed in this chapter:

- Description of the theory of reversible logic
- Basis definitions and notations
- Explanations of reversible gates and their properties
- Explains all the cost metrics used for analysis
- Efficacy of Toffoli and Fredkin gates for reversible and quantum circuit implementations ihas been emphasized
- Connections of reversible logic with quantum computation

# **References**

- 1. Abdessaied N, Amy M, Soeken M, Drechsler R (2016) Technology mapping of reversible circuits to Clifford+T quantum circuits. In: 2016 IEEE 46th international symposium on multiplevalued logic (ISMVL), pp 150–155. <https://doi.org/10.1109/ISMVL.2016.33>
- 2. Amy M, Maslov D, Mosca M, Roetteler M (2013) A meet-in-the-middle algorithm for fast synthesis of depth-optimal quantum circuits. IEEE Trans Comput-Aided Des Integr Circuits Syst 32(6):818–830. <https://doi.org/10.1109/TCAD.2013.2244643>
- 3. Avizienis A (1978) Fault-tolerance: the survival attribute of digital systems. Proc IEEE 66(10):1109–1125. <https://doi.org/10.1109/PROC.1978.11107>
- 4. Babu HMH, Mia MS, Biswas AK (2017) Efficient techniques for fault detection and correction of reversible circuits. J Electron Test 1–15. <https://doi.org/10.1007/s10836-017-5679-4>
- <span id="page-10-0"></span>5. Barenco A, Bennett CH, Cleve R, DiVincenzo DP, Margolus N, Shor P, Sleator T, Smolin JA, Weinfurter H (1995) Elementary gates for quantum computation, vol 52
- <span id="page-11-0"></span>6. Bennett CH (1973) Logical reversibility of computation. IBM J Res Dev 17(6):525–532. [https://](https://doi.org/10.1147/rd.176.0525) [doi.org/10.1147/rd.176.0525](https://doi.org/10.1147/rd.176.0525)
- <span id="page-11-7"></span>7. Biswas AK, Hasan MM, Chowdhury AR, Babu HMH (2008) Efficient approaches for designing reversible binary coded decimal adders. Microelectron J 39(12):1693–1703. [https://doi.org/10.1016/j.mejo.2008.04.003,](https://doi.org/10.1016/j.mejo.2008.04.003) [http://www.sciencedirect.com/science/article/](http://www.sciencedirect.com/science/article/pii/S0026269208001791) [pii/S0026269208001791](http://www.sciencedirect.com/science/article/pii/S0026269208001791)
- 8. Boykin PO, Roychowdhury VP (2005) Reversible fault-tolerant logic. In: 2005 International conference on dependable systems and networks (DSN'05), pp 444–453. [https://doi.org/10.](https://doi.org/10.1109/DSN.2005.83) [1109/DSN.2005.83](https://doi.org/10.1109/DSN.2005.83)
- 9. Bubna M, Goyal N, Sengupta I (2007) A DFT methodology for detecting bridging faults in reversible logic circuits. In: TENCON 2007–2007 IEEE region 10 conference, pp 1–4. [https://](https://doi.org/10.1109/TENCON.2007.4428915) [doi.org/10.1109/TENCON.2007.4428915](https://doi.org/10.1109/TENCON.2007.4428915)
- 10. Burchard J, Erb D, Singh AD, Reddy SM, Becker B (2017) Fast and waveform-accurate hazardaware SAT-based TSOF ATPG. In: Design, automation test in Europe conference exhibition (DATE) 2017, pp 422–427. <https://doi.org/10.23919/DATE.2017.7927027>
- 11. Chakraborty A (2005) Synthesis of reversible circuits for testing with universal test set and C-testability of reversible iterative logic arrays. In: 18th International conference on VLSI design held jointly with 4th International conference on embedded systems design, pp 249– 254. <https://doi.org/10.1109/ICVD.2005.158>
- 12. Chakraborty A (2010) Testing of bridging faults in AND-EXOR based reversible logic circuits. CoRR [arXiv:abs/1009.5098,](http://arxiv.org/abs/abs/1009.5098) <http://arxiv.org/abs/1009.5098>
- <span id="page-11-2"></span>13. Chen JL, Zhang XY, Wang LL, Wei XY, Zhao WQ (2008) Extended Toffoli gate implementation with photons. In: 2008 9th international conference on solid-state and integrated-circuit technology, pp 575–578. <https://doi.org/10.1109/ICSICT.2008.4734595>
- <span id="page-11-3"></span>14. Cheng CS, Singh AK, Gopal L (2015) Efficient three variables reversible logic synthesis using mixed-polarity Toffoli gate. In: Proceedings of the 4th international conference on eco-friendly computing and communication systems; Procedia Comput Sci 70:362 – 368. [https://doi.org/10.1016/j.procs.2015.10.035,](https://doi.org/10.1016/j.procs.2015.10.035) [http://www.sciencedirect.com/science/](http://www.sciencedirect.com/science/article/pii/S1877050915031993) [article/pii/S1877050915031993](http://www.sciencedirect.com/science/article/pii/S1877050915031993)
- <span id="page-11-1"></span>15. Chiribella G, D'Ariano GM, Roetteler M (2013) Identification of a reversible quantum gate: assessing the resources. New J Phys 15(10):103019. [http://stacks.iop.org/1367-2630/15/i=10/](http://stacks.iop.org/1367-2630/15/i=10/a=103019)  $a=103019$
- <span id="page-11-10"></span>16. D Maslov, G and Dueck, N Scott (2004) Reversible logic synthesis benchmarks page. [http://](http://webhome.cs.uvic.ca/~dmaslov/) [webhome.cs.uvic.ca/~dmaslov/.](http://webhome.cs.uvic.ca/~dmaslov/) Accessed: 23 Sept 2017
- 17. Farazmand N, Zamani M, Tahoori MB (2010) Online fault testing of reversible logic using dual rail coding. In: 2010 IEEE 16th international on-line testing symposium, pp 204–205. [https://](https://doi.org/10.1109/IOLTS.2010.5560205) [doi.org/10.1109/IOLTS.2010.5560205](https://doi.org/10.1109/IOLTS.2010.5560205)
- <span id="page-11-5"></span>18. Feynman RP (1986) Quantum mechanical computers. Found Phys 16(6):507–531. [https://doi.](https://doi.org/10.1007/BF01886518) [org/10.1007/BF01886518](https://doi.org/10.1007/BF01886518)
- <span id="page-11-6"></span>19. Fredkin E, Toffoli T (1982) Conservative logic. Int J Theor Phys 21(3):219–253. [https://doi.](https://doi.org/10.1007/BF01857727) [org/10.1007/BF01857727](https://doi.org/10.1007/BF01857727)
- 20. Fujita M (2015a) Automatic identification of assertions and invariants with small numbers of test vectors. In: 2015 33rd IEEE international conference on computer design (ICCD), pp 463–466. <https://doi.org/10.1109/ICCD.2015.7357149>
- 21. Fujita M (2015b) Detection of test patterns with unreachable states through efficient inductiveinvariant identification. In: 2015 IEEE 24th Asian test symposium (ATS), pp 31–36. [https://](https://doi.org/10.1109/ATS.2015.13) [doi.org/10.1109/ATS.2015.13](https://doi.org/10.1109/ATS.2015.13)
- <span id="page-11-4"></span>22. Gaur HM, Singh AK (2016) Design of reversible circuits with high testability. Electron Lett 52(13):1102–1104. <https://doi.org/10.1049/el.2016.0161>
- <span id="page-11-8"></span>23. Gaur HM, Singh AK, Ghanekar U (2015) A review on online testability for reversible logic. Procedia Comput Sci 70:384–391
- <span id="page-11-9"></span>24. Gaur HM, Singh AK, Ghanekar U (2016a) A comprehensive and comparitive study on online testability in reversible logic. Pertanika J Sci Technol 24(2):245–271
- 25. Gaur HM, Singh AK, Ghanekar U (2016b) A new DFT methodology for k-CNOT reversible circuits and its implementation using quantum-dot cellular automata. Optik - Int J Light Electron Opt 127(22):10593–10601. [https://doi.org/10.1016/j.ijleo.2016.08.072,](https://doi.org/10.1016/j.ijleo.2016.08.072) [http://www.](http://www.sciencedirect.com/science/article/pii/S003040261630941X) [sciencedirect.com/science/article/pii/S003040261630941X](http://www.sciencedirect.com/science/article/pii/S003040261630941X)
- <span id="page-12-3"></span>26. Gaur HM, Singh AK, Ghanekar U (2017) Testable design of reversible circuits using parity preserving gates. IEEE Des Test
- 27. Gaur HM, Singh AK, Ghanekar U (2018a) Design for stuck-at faults testability in MCT based reversible circuits. Def Sci J 68(4):381–387
- <span id="page-12-9"></span>28. Gaur HM, Singh AK, Ghanekar U (2018b) In-depth comparative analysis of reversible gates for designing logic circuits. Procedia Comput Sci 125:810–817
- 29. Gaur HM, Singh AK, Ghanekar U (2018c) Offline testing of reversible logic circuits: an analysis. Integration 62:50–67. [https://doi.org/10.1016/j.vlsi.2018.01.004,](https://doi.org/10.1016/j.vlsi.2018.01.004) [http://www.](http://www.sciencedirect.com/science/article/pii/S0167926016301341) [sciencedirect.com/science/article/pii/S0167926016301341](http://www.sciencedirect.com/science/article/pii/S0167926016301341)
- 30. Gaur HM, Singh AK, Ghanekar U (2018d) Reversible circuits with testability using quantum controlled NOT and swap gates. Indian J Pure Appl Phys 56(7):529–532
- <span id="page-12-4"></span>31. Golubitsky O, Maslov D (2012) A study of optimal 4-bit reversible Toffoli circuits and their synthesis. Indian J Pure Appl Phys 61(9):1341–1353. <https://doi.org/10.1109/TC.2011.144>
- <span id="page-12-5"></span>32. Haghparast M, Navi K (2007) A novel reversible full adder circuit for nanotechnology based systems. J Appl Sci 7(24):3995–4000
- <span id="page-12-6"></span>33. Haghparast M, Navi K (2008) A new reversible design of bcd adder. Am J Appl Sci 5:282–288. <https://doi.org/10.3844/ajassp.2008.282.288>
- 34. Hasan M, Islam AKMT, Chowdhury AR (2009) Design and analysis of online testability of reversible sequential circuits. In: 2009 12th international conference on computers and information technology, pp 180–185. <https://doi.org/10.1109/ICCIT.2009.5407143>
- 35. Hayes JP, Polian I, Becker B (2004) Testing for missing-gate faults in reversible circuits. In: 13th Asian test symposium, pp 100–105. <https://doi.org/10.1109/ATS.2004.84>
- 36. Hurst SL (1998) VLSI Testing: Digital andMixed Analogue/Digital Techniques. The Institution of Electrical Engineers, London
- 37. Ibrahim M, Chowdhury AR, Babu HMH (2008) Minimization of CTS of k-CNOT circuits for SSF and MSF model. In: 2008 IEEE international symposium on defect and fault tolerance of VLSI systems, pp 290–298. <https://doi.org/10.1109/DFT.2008.38>
- 38. iNEMI-Roadmap Executive Summary Highlights (2015) International Electronics Manufacturing Initiative
- <span id="page-12-7"></span>39. Islam MS (2010) A novel quantum cost efficient reversible full adder gate in nanotechnology. CoRR [arxiv.abs/1008.3533](http://arxiv.org/abs/abs/1008.3533)
- 40. Islam MS, Rahman M, Begum Z, Hafiz MZ (2009a) Low cost quantum realization of reversible multiplier circuit. Inf Technol J 8(2):208–213
- <span id="page-12-8"></span>41. Islam MS, Rahman MM, Begum Z, Hafiz MZ (2009b) Fault tolerant reversible logic synthesis: carry look-ahead and carry-skip adders. In: 2009 international conference on advances in computational tools for engineering applications, pp 396–401. [https://doi.org/10.1109/ACTEA.](https://doi.org/10.1109/ACTEA.2009.5227871) [2009.5227871](https://doi.org/10.1109/ACTEA.2009.5227871)
- 42. Jha NK, Gupta S (2003) Testing of digital systems. Cambridge University Press, Cambridge
- <span id="page-12-2"></span>43. Lm K, Vandersypen Steffen M, Breyta G, Yannoni CS, Sherwood MH, Chuang IL (2001) Experimental realization of shor's quantum factoring algorithm using nuclear magnetic resonance. Nature 414:883–887. <https://doi.org/10.1038/414883a>
- 44. Kole DK, Rahaman H, Das DK, Bhattacharya BB (2011) Derivation of automatic test set for detection of missing gate faults in reversible circuits. In: 2011 international symposium on electronic system design (ISED), pp 200–205. IEEE
- <span id="page-12-1"></span>45. Landauer R (1961) Irreversibility and heat generation in the computing process. IBM J Res Dev 5(3):183–191. <https://doi.org/10.1147/rd.53.0183>
- <span id="page-12-0"></span>46. Mack C (2015) The multiple lives of Moore's law. IEEE Spectr 52(4):31–31. [https://doi.org/](https://doi.org/10.1109/MSPEC.2015.7065415) [10.1109/MSPEC.2015.7065415](https://doi.org/10.1109/MSPEC.2015.7065415)
- 47. Mahammad SN, Veezhinathan K (2010) Constructing online testable circuits using reversible logic. IEEE Trans Instrum Meas 59(1):101–109. <https://doi.org/10.1109/TIM.2009.2022103>
- <span id="page-13-2"></span>48. Mathew J, Rahaman H, Jose BR, Pradhan DK (2008a) Design of reversible finite field arithmetic circuits with error detection. In: 21st international conference on VLSI design (VLSID 2008), pp 453–459. <https://doi.org/10.1109/VLSI.2008.96>
- 49. Mathew J, Singh J, Taleb AA, Pradhan DK (2008b) Fault tolerant reversible finite field arithmetic circuits. In: 2008 14th IEEE international on-line testing symposium, pp 188–189. [https://](https://doi.org/10.1109/IOLTS.2008.35) [doi.org/10.1109/IOLTS.2008.35](https://doi.org/10.1109/IOLTS.2008.35)
- <span id="page-13-8"></span>50. Mohammadi M, Eshghi M (2009) On figures of merit in reversible and quantum logic designs. Quantum Inf Process 8(4):297–318. <https://doi.org/10.1007/s11128-009-0106-0>
- 51. Mondal B, Kole DK, Das DK, Rahaman H (2014) Generator for test set construction of smgf in reversible circuit by boolean difference method. In: 2014 IEEE 23rd Asian test symposium, pp 68–73. <https://doi.org/10.1109/ATS.2014.24>
- <span id="page-13-6"></span>52. Morrison M, Ranganathan N (2011a) Design of a reversible ALU based on novel programmable reversible logic gate structures. In: 2011 IEEE computer society annual symposium on VLSI, pp 126–131. <https://doi.org/10.1109/ISVLSI.2011.30>
- <span id="page-13-9"></span>53. Morrison M, Ranganathan N (2011b) Design of a reversible alu based on novel programmable reversible logic gate structures. In: 2011 IEEE computer society annual symposium on VLSI, pp 126–131. <https://doi.org/10.1109/ISVLSI.2011.30>
- 54. Nayeem NM, Rice JE (2011a) Online fault detection in reversible logic. In: 2011 IEEE international symposium on defect and fault tolerance in VLSI and nanotechnology systems, pp 426–434. <https://doi.org/10.1109/DFT.2011.55>
- <span id="page-13-3"></span>55. Nayeem NM, Rice JE (2011b) A shared-cube approach to ESOP-based synthesis of reversible logic. Facta Univ-Ser: Electron Energ 24(3):385–402
- 56. Nayeem NM, Rice JE (2011c) A simple approach for designing online testable reversible circuits. In: Proceedings of 2011 IEEE Pacific rim conference on communications, computers and signal processing, pp 85–90. <https://doi.org/10.1109/PACRIM.2011.6032872>
- 57. Nayeem NM, Rice JE (2012) A new approach to online testing of tgfsop-based ternary toffoli circuits. In: 2012 IEEE 42nd international symposium on multiple-valued logic, pp 315–321. <https://doi.org/10.1109/ISMVL.2012.57>
- 58. Nayeem NM, Rice JE (2013) Online testable approaches in reversible logic. J Electron Test 29(6):763–778. <https://doi.org/10.1007/s10836-013-5399-3>
- <span id="page-13-0"></span>59. Nielsen MA, Chuang IL (2011) Quantum Computation and Quantum Information, 10th edn. Cambridge University Press, New York
- 60. Parhami B (2006) Fault-tolerant reversible circuits. In: 2006 fortieth asilomar conference on signals, systems and computers, pp 1726–1729. <https://doi.org/10.1109/ACSSC.2006.355056>
- 61. Patel KN, Hayes JP, Markov IL (2003) Fault testing for reversible circuits. In: Proceedings of 21st VLSI test symposium, pp 410–416. <https://doi.org/10.1109/VTEST.2003.1197682>
- 62. Patel KN, Hayes JP, Markov IL (2004) Fault testing for reversible circuits. IEEE Trans Comput-Aided Des Integr Circuits Syst 23(8):1220–1230. <https://doi.org/10.1109/TCAD.2004.831576>
- <span id="page-13-7"></span>63. Peres A (1985) Reversible logic and quantum computers. Phys Rev A 32:3266–3276. [https://](https://doi.org/10.1103/PhysRevA.32.3266) [doi.org/10.1103/PhysRevA.32.3266](https://doi.org/10.1103/PhysRevA.32.3266)
- <span id="page-13-1"></span>64. Polian I, Fiehn T, Becker B, Hayes JP (2005) A family of logical fault models for reversible circuits. In: 14th Asian test symposium (ATS'05), pp 422–427. [https://doi.org/10.1109/ATS.](https://doi.org/10.1109/ATS.2005.9) [2005.9](https://doi.org/10.1109/ATS.2005.9)
- <span id="page-13-4"></span>65. Prasad PWC, Singh AK, Beg A, Assi A (2006) Modelling the xor/xnor boolean functions complexity using neural network. In: 2006 13th IEEE international conference on electronics, circuits and systems, pp 1348–1351. <https://doi.org/10.1109/ICECS.2006.379732>
- <span id="page-13-5"></span>66. Prasad PWC, Assi A, Beg A (2007) Binary decision diagrams and neural networks. J Supercomput 39(3):301–320. <https://doi.org/10.1007/s11227-006-0010-7>
- 67. Rahaman H, Kole DKKDK, Das DK, Bhattacharya BB (2007) Optimum test set for bridging fault detection in reversible circuits. In: 16th Asian test symposium (ATS 2007), pp 125–128. <https://doi.org/10.1109/ATS.2007.91>
- 68. Rahaman H, Kole DK, Das DK, Bhattacharya BB (2008) On the detection of missing-gate faults in reversible circuits by a universal test set. In: 21st international conference on VLSI design (VLSID 2008), pp 163–168. <https://doi.org/10.1109/VLSI.2008.106>
- 69. Rahaman H, Kole DK, Das DK, Bhattacharya BB (2011) Fault diagnosis in reversible circuits under missing-gate fault model. Comput Electr Eng 37(4):475–485. [https://doi.org/10.1016/j.](https://doi.org/10.1016/j.compeleceng.2011.05.005) [compeleceng.2011.05.005](https://doi.org/10.1016/j.compeleceng.2011.05.005)
- <span id="page-14-0"></span>70. Rentergem YV, Vos AD, Storme L (2005) Implementing an arbitrary reversible logic gate. J Phys A: Math Gen 38(16):3555. <http://stacks.iop.org/0305-4470/38/i=16/a=007>
- <span id="page-14-6"></span>71. Roohi A, Zand R, Angizi S, Demara RF (2016) A parity-preserving reversible QCA gate with self-checking cascadable resiliency. IEEE Trans Emerg Top Comput (99):1–1. [https://doi.org/](https://doi.org/10.1109/TETC.2016.2593634) [10.1109/TETC.2016.2593634](https://doi.org/10.1109/TETC.2016.2593634)
- 72. Sarkar P, Chakrabarti S (2008) Universal test set for bridging fault detection in reversible circuit. In: 2008 3rd international design and test workshop, pp 51–56. [https://doi.org/10.1109/IDT.](https://doi.org/10.1109/IDT.2008.4802464) [2008.4802464](https://doi.org/10.1109/IDT.2008.4802464)
- <span id="page-14-1"></span>73. Sarker A, Babu HMH, Rashid SMM (2015) Design of a DNA-based reversible arithmetic and logic unit. IET Nanobiotechnology 9(4):226–238. <https://doi.org/10.1049/iet-nbt.2014.0056>
- <span id="page-14-7"></span>74. Sasamal TN, Mohan A, Singh AK (2016a) Design of parity preserving combinational circuits using reversible gate. In: 2016 2nd international conference on next generation computing technologies (NGCT), pp 631–638. <https://doi.org/10.1109/NGCT.2016.7877489>
- <span id="page-14-8"></span>75. Sasamal TN, Singh AK, Mohan A (2016b) Efficient design of reversible alu in quantum-dot cellular automata. Optik - Int J Light Electron Opt 127(15):6172–6182. [https://doi.org/10.1016/](https://doi.org/10.1016/j.ijleo.2016.04.086) [j.ijleo.2016.04.086,](https://doi.org/10.1016/j.ijleo.2016.04.086) <http://www.sciencedirect.com/science/article/pii/S0030402616303618>
- 76. Sen B, Das J, Sikdar BK (2012) A dft methodology targeting online testing of reversible circuit. In: 2012 international conference on devices, circuits and systems (ICDCS), pp 689– 693. <https://doi.org/10.1109/ICDCSyst.2012.6188661>
- <span id="page-14-9"></span>77. Sen B, Dutta M, Goswami M, Sikdar BK (2014) Modular design of testable reversible ALU by QCA multiplexer with increase in programmability. Microelectron J 45(11):1522–1532. [https://doi.org/10.1016/j.mejo.2014.08.012,](https://doi.org/10.1016/j.mejo.2014.08.012) [http://www.sciencedirect.](http://www.sciencedirect.com/science/article/pii/S0026269214002663) [com/science/article/pii/S0026269214002663](http://www.sciencedirect.com/science/article/pii/S0026269214002663)
- <span id="page-14-3"></span>78. Shende VV, Prasad AK, Markov IL, Hayes JP (2002) Reversible logic circuit synthesis. In: IEEE/ACM international conference on computer aided design, ICCAD 2002, pp 353–360. <https://doi.org/10.1109/ICCAD.2002.1167558>
- <span id="page-14-4"></span>79. Shende VV, Prasad AK, Markov IL, Hayes JP (2003) Synthesis of reversible logic circuits. IEEE Trans Comput-Aided Des Integr Circuits Syst 22(6):710–722. [https://doi.org/10.1109/](https://doi.org/10.1109/TCAD.2003.811448) [TCAD.2003.811448](https://doi.org/10.1109/TCAD.2003.811448)
- 80. Tabei K, Yamada T (2009) On generating test sets for reversible circuits. In: 2009 international conference on computer engineering systems, pp 94–99. [https://doi.org/10.1109/ICCES.2009.](https://doi.org/10.1109/ICCES.2009.5383305) [5383305](https://doi.org/10.1109/ICCES.2009.5383305)
- <span id="page-14-2"></span>81. Takeuchi N, Yamanashi Y, Yoshikawa N (2014) Reversible logic gate using adiabatic superconducting devices. Sci Rep, Nat 4(6354). <https://doi.org/10.1038/srep06354>
- <span id="page-14-10"></span>82. Thapliyal H, Ranganathan N (2009) Design of efficient reversible binary subtractors based on a new reversible gate. In: 2009 IEEE computer society annual symposium on VLSI, pp 229–234. <https://doi.org/10.1109/ISVLSI.2009.49>
- 83. Thapliyal H, Ranganathan N (2010) Reversible logic based concurrent error detection methodology for emerging nanocircuits. In: 10th IEEE international conference on nanotechnology, pp 217–222. <https://doi.org/10.1109/NANO.2010.5697743>
- <span id="page-14-11"></span>84. Thapliyal H, Vinod AP (2006) Transistor realization of reversible tsg gate and reversible adder architectures. In: APCCAS 2006-2006 IEEE Asia pacific conference on circuits and systems, pp 418–421. <https://doi.org/10.1109/APCCAS.2006.342478>
- 85. Thapliyal H, Vinod AP (2007) Designing efficient online testable reversible adders with new reversible gate. In: 2007 IEEE international symposium on circuits and systems, pp 1085–1088. <https://doi.org/10.1109/ISCAS.2007.378198>
- <span id="page-14-5"></span>86. Toffoli T (1980) Reversible computing. In: de Bakker J, van Leeuwen J (eds) Automata, languages and programming. Springer, Berlin, pp 632–644
- 87. Vasudevan DP, Lala PK, Parkerson JP (2004) Online testable reversible logic circuit design using NAND blocks. In: Proceedings of 19th IEEE international symposium on defect and fault tolerance in VLSI systems, DFT 2004, pp 324–331. [https://doi.org/10.1109/DFTVS.](https://doi.org/10.1109/DFTVS.2004.1347856) [2004.1347856](https://doi.org/10.1109/DFTVS.2004.1347856)
- 88. Vasudevan DP, Lala PK, Parkerson JP (2005a) The construction of a fault tolerant reversible gate for quantum computation. In: 5th IEEE conference on nanotechnology, vol 1, pp 112–115. <https://doi.org/10.1109/NANO.2005.1500705>
- 89. Vasudevan DP, Lala PK, Parkerson JP (2005b) Fault tolerant quantum computation with new reversible gate. In: Technical proceedings of the 2005 NSTI nanotechnology conference and trade show, vol 3, pp 744 – 747
- 90. Vasudevan DP, Lala PK, Di J, Parkerson JP (2006) Reversible-logic design with online testability. IEEE Trans Instrum Meas 55(2):406–414. <https://doi.org/10.1109/TIM.2006.870319>
- <span id="page-15-1"></span>91. Vos AD, Rentergem YV, Keyser KD (2006) The decomposition of an arbitrary reversible logic circuit. J Phys A: Math Gen 39(18):5015. <http://stacks.iop.org/0305-4470/39/i=18/a=017>
- <span id="page-15-2"></span>92. Wille R, Soeken M, Miller DM, Drechsler R (2014) Trading off circuit lines and gate costs in the synthesis of reversible logic. Integr VLSI J 47(2):284–294. [https://doi.org/10.1016/j.vlsi.](https://doi.org/10.1016/j.vlsi.2013.08.002) [2013.08.002,](https://doi.org/10.1016/j.vlsi.2013.08.002) <http://www.sciencedirect.com/science/article/pii/S0167926013000436>
- <span id="page-15-0"></span>93. Ye Y, Roy K (1996) Energy recovery circuits using reversible and partially reversible logic. IEEE Trans Circuits Syst I: Fundam Theory Appl 43(9):769–778. [https://doi.org/10.1109/81.](https://doi.org/10.1109/81.536746) [536746](https://doi.org/10.1109/81.536746)
- 94. Zamani M, Tahoori MB (2011) Online missing/repeated gate faults detection in reversible circuits. In: 2011 IEEE international symposium on defect and fault tolerance in VLSI and nanotechnology systems, pp 435–442. <https://doi.org/10.1109/DFT.2011.56>
- 95. Zamani M, Farazmand N, Tahoori MB (2011) Fault masking and diagnosis in reversible circuits. In: 2011 16th IEEE European test symposium, pp 69–74. [https://doi.org/10.1109/ETS.2011.](https://doi.org/10.1109/ETS.2011.19) [19](https://doi.org/10.1109/ETS.2011.19)
- 96. Zamani M, Tahoori MB, Chakrabarty K (2012) Ping-pong test: Compact test vector generation for reversible circuits. In: 2012 IEEE 30th VLSI test symposium (VTS), pp 164–169. [https://](https://doi.org/10.1109/VTS.2012.6231097) [doi.org/10.1109/VTS.2012.6231097](https://doi.org/10.1109/VTS.2012.6231097)
- 97. Zhong J, Muzio JC (2006) Analyzing fault models for reversible logic circuits. In: 2006 IEEE international conference on evolutionary computation, pp 2422–2427. [https://doi.org/10.1109/](https://doi.org/10.1109/CEC.2006.1688609) [CEC.2006.1688609](https://doi.org/10.1109/CEC.2006.1688609)