

An Energy-Efficient Core Mapping Algorithm on Network on Chip (NoC)

B. Naresh Kumar Reddy^(\boxtimes) and Sireesha

Intel Technology India Pvt Ltd., Bangalore, India naresh.nitg@gmail.com

Abstract. In Nano scale technology, Network on Chip (NoC) is recommended as a solution for increasing communication difficulties of Systemon-Chip (SoC) design. Network-on-Chip (NoC) has better reliability and scalability compared to on-chip interconnects. An important phase in the NoC design with mesh based topologies requires core mapping for a given application. This paper proposes an energy efficient mapping algorithm (EMAP) that maps the cores onto the NoC under communication rate constraints to minimize the total communication energy. The EMAP algorithm has been applied and calculated for randomly generated benchmarks. Experimental results demonstrate that the EMAP algorithm can deal with large number of task graphs and significant saving communication energy when compared to existing algorithm. The proposed EMAP algorithm was simulated and verified on Kintex-7 (KC705) FPGA board. Which reduces hardware utilization and power consumption compared to existing mapping algorithms.

Keywords: System on Chip · MPSoC · Core · Network on Chip

1 Introduction

Semiconductor technology has advanced towards System on Chip (SoC), in which every one of the functions required a specific product, it is incorporated into a single chip [\[1\]](#page-8-0). SoC tools is capable of developing cycle while increasing the performance and usefulness. At the end of the day, previous processors memory and interfacing devices are separately. SoC based processors are reduce the complexity and cost [\[2\]](#page-8-1).

Systems on Chip (SoC) are planned utilizing prior components, for example, processors, memory clusters and DSPs. These are cores. In these cores have communication problem because cores are not scalable in present technology, can be solved through concurrent communication and point to point communication using Network on Chip (NoC). It can be composed various ways, according to the system design [\[3\]](#page-8-2). A generic NoC architecture consist of several cores, Routers (R) and Network Interface (NI). The cores in NoC generally resembles the mesh, which is clearly depicted in Fig. [1.](#page-1-0) These cores can be homogeneous i.e. central processing unit, or heterogeneous i.e. audio-video cores, wireless transmitter and

-c Springer Nature Singapore Pte Ltd. 2019

S. Rajaram et al. (Eds.): VDAT 2018, CCIS 892, pp. 631–640, 2019. [https://doi.org/10.1007/978-981-13-5950-7](https://doi.org/10.1007/978-981-13-5950-7_52)_52

receiver, etc. In NoC every core is linked with local router through Network Interface. In the similar fashion, every router is consequently associated with neighboring router, establishing a packet based NoC [\[4\]](#page-8-3).

Fig. 1. NoC architecture

In this paper, we confine our contemplation to mesh topology and data transferred in the form of packets. Take note of that our work are not restricted to mesh topologies, but rather we adhere to this confinement to be more particular in this paper. Researchers have observed around communication energy issues and proposed different strategies to the optimal parallelization of the mapping. Our paper deals with the obtained issue of task allocation onto the parallel processors, by proposing an elective way to deal with above mentioned systems. We model energy efficient mapping (EMAP) algorithm, main goal of EMAP is saving communication energy.

The remaining part of this paper is organized as follows. Section [2](#page-1-1) presented Literature review, Sect. [3](#page-2-0) explained our Methodology and Mapping algorithm is elaborated with example in Sect. [4.](#page-4-0) Experimental results and hardware verification are presented in Sects. [5](#page-5-0) and [6,](#page-6-0) followed by conclusion in Sect. [7.](#page-7-0)

2 Previous Work

We refer the reader to a few recent surveys on core mapping NoCs for pointers to modern research and improvement. Nectarios Koziris and et al., proposed Physical Mapping of Clustered Task Graphs onto Multiprocessor Architectures. Map the task graphs on nodes of the processor network with respect low complexity [\[5\]](#page-8-4). In [\[6](#page-8-5)] Srinivasan Murali and et al., presented NMAP algorithm, which maps the cores onto NoC architectures with respect to bandwidth and it is presented both single minimum-path routing and split traffic routing. It contains three phases, initial one is mapping generation, based on a which module has highest number of communication, next one is find shortest path using

Dijkstr's algorithm and finally iterative improvement, by changing pairs of modules and recomputing shortest paths. A simple technique for low energy mapping and routing in Network-on-Chip architectures. This problem projected in the occurrence of bandwidth and latency explained Krishnan Srinivasan and Karam Chatha [\[7\]](#page-8-6). In [\[8](#page-8-7)], described mapping algorithm which consequently maps a given set of property onto a NoC and builds a deadlock-free deterministic routing function for performance and minimize the communication energy.

Wein-Tsung Shen et al., proposed a well-organized binomial core mapping and optimization algorithm (BMAP) to reduce the hardware cost of on-chip network (OCN) infrastructure. BMAP complexity is $O(N2log(N))$ and provides more economical when compared to traditional mapping techniques and it is a fast and efficient technique when compared to NMAP [\[9](#page-8-8)]. Wei Hu et al., [\[10\]](#page-8-9) discussed fast algorithm, which maps the cores onto a WK-Recursive NoC under Performance Constraints. A new energy efficient and bandwidth aware topological core mapping on NoC platform. Which is significant reduction in execution time presented Saurabh Agrawal et al., [\[11](#page-8-10)]. Nithin Michael et al., proposed map the applications on network on chip nodes (processors) with respect to communication cost. The idea is that minimizing communication cost translates to minimizing dynamic power and leads to better energy-efficiency [\[12](#page-8-11)]. They have done incredible work and gave an excellent guideline for this paper. The commitments of this paper are to propose mapping algorithm with respect to communication energy.

3 Methodology

We assume to have an application that should be mapped onto the NoC platform. Every application has multiple parallel tasks. By method for static analysis, it is probably regulate the data traded among cores. Which indicates how frequently a packet is sent between the source to destination in the network. Our problem is to map the cores onto the mesh based NoC Platform. This paper illustrates energy efficient mapping on NoC under communication rate constraints, which minimize the total communication energy. It is formalized in the next section.

3.1 **3.1 Mathematical Formulation of the Mapping Problem**

The communication rate between the vertices is denoted by the core graph:

Definition 1: An Application Core graph is a directed graph ACG(V, E), V represents Vertex ($\forall V_i \in V, \forall V_j \in V$) E represents communication rate between the two vertices $\forall e_{ij} \in E, e_{ij}$ denoted by rate, signifies the communication rate from V_i to V_j [\[13,](#page-8-12)[14\]](#page-8-13).

The connectivity and communication of the NoC is represented by topology graph:

Definition 2: NoC preferred mesh topology, this topology graph can be uniquely described TG(N, D) is a directed graph. N representing a node or tile in the topology $\forall t_{xy} \in N$, t_{xy} represents x^{th} row and y^{th} column of tile. D represents communication distance $\forall N_{ij} \in D$, N_{ij} denotes distance between node (N_i) and node (N_j) [\[15](#page-8-14)].

Problem 1: Given an Application Core Graph (V, E) and NoC Topology Graph (N, D); Find a mapping function

 $\Omega: V \to N$ have $\forall V_i \in V, \forall V_j \in V$ and total communication energy.

such that : $\forall V_i \in V, \forall N_i \in N$. $map(V_i) \in N$, $\forall V_i \neq \forall V_j \in V$, map $(V_i) \neq \text{map}(V_j)$

in definition 1

$$
\forall \mathbf{e}_{ij} \in E
$$

in definition 2

 $\forall N_{ij} \in D$ energy is calculated in terms of distance(hops) and communication rate using [\[16](#page-8-15)].

$$
WMD(V_i, V_j) = e_{ij} \text{ X MD (MAP}(V_i), \text{ MAP}(V_j))
$$

MD (MAP(V_i), MAP(V_j)) = $|x_1 - x_2| + |y_1 - y_2|$

here V_i parameters are (x_1, y_1) and V_j parameters are (x_2, y_2) . Let $map(V_i)=(x_1, y_1)$ and $map(V_j)=(x_2, y_2)$. The parameters MD(MAP(V_i), $MAP(V_i)$) represents the Manhattan distance between cores. More preciously the resulting communication energy is

$$
CE_{ij} = e_{ij} \times N_{ij}
$$

 N_{ij} denotes distance between node (N_i) and node (N_j) . e_{ij} signifies the communication rate from V_i to V_j .

Total communication energy =
$$
\sum_{\forall (i,j)} e_{ij} \times N_{ij}
$$

Problem 2: Given an Application Core Graph (V, E) and NoC Topology Graph (N, D); Find a mapping function and minimum communication energy. Which

$$
CE = \sum_{\forall (i,j)} e_{ij} \times N_{ij}
$$

such that : Using these definitions, the problem of mapping can be formulated as follows. Given an ACG and an NoC topology that satisfy

size (ACG)
$$
\leq
$$
 size (NoC Topology)
map $(V_i) \in N$,

Problem 1 clearly explained mapping and communication energy. For solution of minimum communication energy is

 $f(CE) = \begin{cases} \min CE & \text{: initial mapping} \\ \min \{ce: ce \in CE\} : \text{changing mapping} \end{cases}$

4 EMAP Algorithm

In this section, we present the energy efficient mapping algorithm (EMAP), which have little complexity and gives ideal results. Which minimize the total communication energy. In proposed algorithm pseudo code as shown in Fig. [2.](#page-4-1) It explains map the first vertex, which has maximum communicate rate and select node which has maximum free neighbouring nodes. Map the vertex on nodes. Same procedure repeated for mapping of all vertices and it should be minimum communication energy, otherwise mappings with pairwise swapping of vertices are calculated to find the mapping with the minimum communication energy.

> Mapping with minimum communication energy $(ACG(V, E), TG(N,D))$ { initialize(S(A,B), TG(N,D)); $S(A,B) = \text{map}(ACG(V,E));$ $\{$ select vertex $\forall V_i \in V$ *Vⁱ* should be max *eij* { select node ∀*txy* ∈ *N txy* should be communicate maximum number of nodes. $\lim_{i \to \infty} (V_i) \rightarrow t_{xy}$ $\lim_{y \to 0} (V) \to N$ $CE = \sum e_{ij} \times N_{ij}$ ∀(*i,j*) if(CE *<* min CE) $CE = min CE$ return (Mapping with minimum communication energy) }

Fig. 2. EMAP algorithm

Figure [3,](#page-5-1) shows an EMAP algorithm example. A simple Application core graph is shown in Fig. $3(a)$ $3(a)$ and Mesh NoC graph for a 25-node is shown in Fig. [3\(](#page-5-1)b). In our example 8 vertices mapped to the 25 nodes $(8 \lt 25)$ EMAP is shown in Fig. [3\(](#page-5-1)c) based on mapping algorithm. Selection of nodes based on maximum communication and communication energy.

Fig. 3. Mapping of core graph onto NoC graph (a) an example core graph (b) NoC graph (c) Mapping

5 Evaluation

We simulated the our energy efficient core mapping algorithm (EMAP) using Noxim simulator [\[17\]](#page-9-0) for synthetically generated random traffic patterns as well as for common benchmark patterns like MPEG4 decoder, MWD, Video Object Plane Decoder (VOPD) and Dual Screen Display (DSD) shown in Table [1.](#page-5-2) Figure [4,](#page-6-1) shows the communication energy for the applications with the same communication rate for all algorithms. As seen from the figure, MMAP algorithm perform well for all applications when compared to the other algorithms $(NMAP [6], BMAP [9]$ $(NMAP [6], BMAP [9]$ $(NMAP [6], BMAP [9]$ $(NMAP [6], BMAP [9]$ and $PMAP [5]$ $PMAP [5]$ $PMAP [5]$).

In order to compare algorithm domain and optimization is shown in Table [2.](#page-5-3) NMAP algorithm is mainly based on iteration of vertices and path optimization, BMAP algorithm mainly based on greedy binomial merge, PMAP algorithm is

| Benchmarks $\#$ of tasks $\#$ of flows Mesh size | | | |
|--|----|----|-------|
| MPEG4 | | 12 | 5 X 5 |
| MWD | x | 12 | 5 X 5 |
| VOPD | 12 | 16 | 5 X 5 |
| DSD | | 10 | 5 X 5 |

Table 1. Benchmarks

Table 2. Characteristics of different algorithms and optimization algorithm

| | $NMAP$ [6] | $BMAP$ [9] | $PMAP$ [5] | EMAP |
|-----------|------------------------------|--------------------------|--------------------------|--|
| Algorithm | Intialization & iteration | Greedy binomial merge | NN-embedded algorithm | Efficient mapping & swapping |
| | Optimization Shortest path | Low cost | | Low complexity Low communication energy |

Fig. 4. Communication energy of different mappings for benchmarks (normalized)

mainly based on nodes of the processor network with respect to low complexity and EMAP algorithm efficient mapping by swapping nodes in the network. Finally we can see that EMAP algorithm gives better mapping with minimum communication energy.

6 FPGA Implementation and Verification Environment

The energy efficient mapping (EMAP) algorithm was simulated, synthesized and verified on Kintex 7 FPGA provided by Xilinx [\[18](#page-9-1)]. The 7 series FPGAs offered by Xilinx has 4 FPGA families that address a wide range of system requirements that spans from cost sensitive - small form factor requirements to ultra-high-end connectivity bandwidth for high volume applications, and signal processing architectures for high speed applications. Kintex 7 FPGA, which is a part of the cutting edge FPGA family from Xilinx has special features such as high-speed transceivers, clock management timers, and DSP blocks. Because of the advanced architecture and technology, Kintex 7 has a high frequency of operation. Moreover because of the smaller process technology, the power consumption is very less. The advantages of such a platform are not only providing logic resources to emulate real communications but also to carryout the performance evaluation in a short time. The main clock frequency of the platform is 66 MHz. Its maximum bandwidth can reach 62.94 MByte/s [\[19](#page-9-2)].

The energy efficient mapping (EMAP) algorithm was designed using Verilog hardware description language. The design was simulated on Vivado 2016.4 tool provided by the Xilinx [\[20\]](#page-9-3).

| Site type | Availble $NMAP$ [6] | | | $BMAP$ [9] | | $PMAP$ [5] | | EMAP | |
|--------------------------|---------------------|----------|------------------|------------|------------------|----------------|------------------|----------------|-------------|
| | | Used | Util $(\%)$ Used | | Util $(\%)$ Used | | Util $(\%)$ Used | | Util $(\%)$ |
| Slice | 32340 | 3638 | 11.25 | 2263 | | 1940 | 6 | 608 | 1.88 |
| LUT as logic | 157840 | 15150 | 9.6 | 9780 | 6.2 | 7570 | 4.8 | 2520 | 1.6 |
| LUT as memory | 51000 | θ | θ | Ω | θ | θ | Ω | $\overline{0}$ | Ω |
| LUT as distributed RAM | | θ | | Ω | | $\overline{0}$ | | $\overline{0}$ | |
| LUT as shift register | \sim | θ | | Ω | - | Ω | | $\overline{0}$ | |
| LUT as flip-flop pairs | 157840 | 8204 | 5.2 | 6002 | 3.8 | 4584 | $ 2.9\rangle$ | 1421 | 0.9 |
| fully used LUT- FF pairs | | 129 | | 104 | | 90 | | 64 | |

Table 3. Hardware utilization of different mapping algorithms

The proposed energy efficient mapping (EMAP) algorithm was implemented on Kintex 7 FPGA platform using Verilog HDL. Table [3](#page-7-1) shows the hardware utilization for different mapping algorithms.

Table [4](#page-7-2) shows the power utilization for EMAP on Kintex 7 FPGA family. It is seen that the proposed mapping shows reduced the power consumption when compared to the different mapping algorithms.

Table 4. Power consumption for existing and proposed mapping algorithm

| Parameter | Power (mW) for NMAP | for BMAP | \vert Power (mW) \vert Power (mW) for PMAP | Power(mW) for EMAP |
|---------------------------------------|------------------------|----------|---|-----------------------|
| Total on chip power $ 157.202\rangle$ | | 151.9 | 94.6 | 64.8 |
| Dynamic | 144.7 | 142 | -86 | 52.7 |
| Device static | 4.2 | 3.8 | 2.9 | 1.6 |

7 Conclusion

In this paper presented an energy efficient core mapping algorithm onto the mesh NoC platform. We have accessible mapping algorithm that maps the cores onto the NoC under communication rate constraints to minimize the total communication energy. EMAP algorithm evaluated for random generated benchmarks. There is a significant saving communication energy when compared to existence algorithm. An experimentation environment was developed for simulating the proposed approach and the simulation was verified on FPGA board (Kintex-7 FPGA housed on KC705 evaluation kit).

References

- 1. Benini, L., De Micheli, G.: Networks on chips: a new SoC paradigm. IEEE Comput. **35**(1), 70–78 (2002)
- 2. DiTomaso, D., Morris, R., Kodi, A.K., Sarathy, A., Louri, A.: Extending the energy efficiency and performance with channel buffers, crossbars, and topology analysis for network on chips. IEEE Trans. Very Large Scale Integr. Syst. **21**(11), 2141–2154 (2013)
- 3. Naresh Kumar Reddy, B., Vasantha, M.H., Nithin Kumar, Y.B., Sharma, D.: Communication energy constrained spare core on NoC. In: 6th International Conference on Computing, Communication and Networking Technologies (ICCCNT), pp. 1–4 (2015)
- 4. Naresh Kumar Reddy, B., Vasantha, M.H., Nithin Kumar, Y.B., Sharma, D.: A fine grained position for modular core on NoC. In: IEEE International Conference on Computer, Communication and Control, pp. 1–4 (2015)
- 5. Koziris, N., Romesis, M., Tsanakas, P., Papakonstantinou, G.: An efficient algorithm for the physical mapping of clustered task graphs onto multiprocessor architectures. In: Proceedings 8th Euromicro Workshop on Parallel and Distributed Processing (2000)
- 6. Murali, S., De Micheli, G.: Bandwidth-constrained mapping of cores onto NoC architectures. In: Proceedings Design Automation and Test in Europe Conference and Exhibition (2004)
- 7. Srinivasan, K., Chatha, K.S.: A technique for low energy mapping and routing in network-on-chip architectures. In: International Symposium on Low Power Electronics and Design, pp. 387–392 (2005)
- 8. Rahmati, D., Murali, S., Benini, L., De Micheli, G., Sarbazi-Azad, H.: Computing accurate performance bounds for best effort networks-on-chip. IEEE Trans. Comput. **62**(3), 452–467 (2013)
- 9. Shen, W.-T., Chao, C.-H. Lien, Y.-K., Wu, A.-Y.: A new binomial mapping and optimization algorithm for reduce complexity mesh based on chip-networks. In: Proceedings of the First International Symposium on Networks-on-Chip (2007)
- 10. Hu, W., Du, C., Yan, L., Tianzhou, C.: A fast algorithm for energy-aware mapping of cores onto WK-recursive NoC under performance constraints. In: International Conference on High Performance Computing (HiPC) (2009)
- 11. Agrawal, S., Sant, D., Sharma, G.K.: An efficient energy- and bandwidth- aware mapping algorithm for regular NoC architectures. In: International Symposium on Networks-on-Chip (2010)
- 12. Michael, N., Wang, Y., Suh, G.E., Tang, A.: Quadrisection-based task mapping on many-core processors for energy-efficient on-chip communication. In: International Symposium on Networks-on-Chip (2013)
- 13. Beechu, N.K.R., Harishchandra, V.M., Balachandra, N.K.: High-performance and energy-efficient fault-tolerance core mapping in NoC. Sustain. Comput.: Inform. Syst. **16**, 1–10 (2017)
- 14. Beechu, N.K.R., et al.: An energy-efficient fault-aware core mapping in mesh-based network on chip systems. J. Netw. Comput. Appl. **105**, 79–87 (2018)
- 15. Beechu, N.K.R., et al.: Energy-aware and reliability-aware mapping for NoC-based architectures. Wirel. Pers. Commun. **100**(2), 213–225 (2017)
- 16. Reddy, B.N.K., Vasantha, M.H., Nithin Kumar, Y.B.: A Gracefully degrading and energy-efficient fault tolerant NoC using spare core. In: 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2016), Pennsylvania, USA, pp. 146–151 (2016)
- 17. Noxim the NoC simulator. <http://noxim.sourceforge.net/>
- 18. <http://www.xilinx.com/products/boards-and-kits/ek-k7-kc705-g.html>
- 19. Beechu, N.K.R., et al.: System level fault-tolerance core mapping and FPGA-based verification of NoC. Microelectron. J. **70**, 16–26 (2017)
- 20. Beechu, N.K.R., et al.: Hardware implementation of fault tolerance NoC core mapping. Telecommun. Syst. **68**(4), 621–630 (2017)