# **Design of Digital-to-Analog Converter Using Dual Pair Differential Amplifier in 180 nm CMOS Technology**



**Preeti Prajapati and Trailokya Nath Sasamal**

**Abstract** Designing Digital-to-Analog Converter (DAC) using dual differential pair as a current-to-voltage converter has been analysed in this paper. Current-steering topology is used since it enables high conversion rate and linearity. The proposed circuit uses binary-weighted architecture rather than segmentation as binary-weighted structure has high SFDR and less tolerant to poor design. It also uses rail-to-rail operation using Gilbert cell. This rail-to-rail circuit provides 60 dB gain with a phase margin of 63°. A current range of 89.79 µA–8.32 mA is obtained with total power consumption of 15 mW. The design and simulations are done using Cadence Virtuoso on 180 nm CMOS technology.

**Keywords** DAC · Cadence · Low power · Current steering · Gilbert cell · Rail-to-Rail operation

## **1 Introduction**

Data converters are widely used in telecommunication system, video signal processing, cellular network and in many other applications. DAC performs the conversion between digital and analog [\[1\]](#page-7-0). DAC can be implemented in several ways that consist of active components and passive components. In early days, resistor array [\[2\]](#page-7-1) and charge-redistribution DAC [\[3\]](#page-7-2) are used, though it provides good linearity but it suffers from various drawbacks like large chip size and large power. Some examples of active component are current cell matrix [\[4\]](#page-7-3), weighted current source [\[5\]](#page-7-4) and switched-current D/A converters [\[6\]](#page-7-5). Though these converters occupy a large area,

P. Prajapati  $(\boxtimes)$ 

School of VLSI Design and Embedded System, National Institute of Technology Kurukshetra, Kurukshetra 136119, India e-mail: [infoseeker1024@gmail.com](mailto:infoseeker1024@gmail.com)

T. N. Sasamal

Department of Electronics and Communication Engineering, National Institute of Technology Kurukshetra, Kurukshetra 136119, India

<sup>©</sup> Springer Nature Singapore Pte Ltd. 2019

R. Bera et al. (eds.), *Advances in Communication, Devices and Networking*, Lecture Notes in Electrical Engineering 537, [https://doi.org/10.1007/978-981-13-3450-4\\_5](https://doi.org/10.1007/978-981-13-3450-4_5)

they are implemented to consider device matching [\[7\]](#page-7-6). Because of the parallel input, it provides high speed but power consumption is large. The switched-current DAC has simple architecture and has low power consumption. Due to serial input, it has shortcoming at high speed.

Instead of using active and passive component, segmentation architecture can also be used. In [\[8\]](#page-7-7), segmentation is done in such a way that 5 bits are unary and another 5 bits in binary-weighted form. Similarly, in [\[9\]](#page-7-8), 12 bits are divided into 7 MSBs that is implemented in equally weighted current sources and the 5 LSBs in binaryweighted current sources. Segmentation depends on a number of bits used in unary coding, leads to complexity and large power, and also degrades the performance of the circuit instead of improving. So rather than using the concept of segmentation, the proposed circuit uses only binary-weighted structure that achieves high SFDR at high clock frequency. The power consumption is low and simple in design and achieves compatible static and dynamic performance.

The current-steering topology has number of advantages like high resolution, high accuracy, small chip area, compatibility with CMOS technology and optimum power consumption [\[10\]](#page-7-9). So, the proposed circuit uses current-steering binary implementation that has merits of both, viz., binary architecture and current-steering one. It describes digital part of the circuit.

In typical DACs, operational amplifier acts as a current-to-voltage converter but two-stage operational amplifiers comprise differential stage which provides high gain stage to the system. Two-stage op-amps have two poles. Due to this, system is unstable and phase margin is low that creates oscillations in the system. So instead of using opamp, dual differential amplifier called Gilbert cell is used which performs the same function. Also, to maximize the dynamic range of the circuit and for a favourable SNR in the analog section of a system-on-chip, rail-to-rail operation is used that is achieved by placing dual differential pair of p-channel and n-channel MOSFET in parallel. It resolves the problem of limited voltage headroom and poor dynamic range since the signal has to be kept as wide as possible. Rail-to-rail operations find widespread application in video signal processing and multimedia systems [\[11,](#page-7-10) [12\]](#page-7-11). This depicts the analog part of the circuit.

The remainder of paper is organized in the following section: Sect. [2](#page-1-0) describes the system architecture. In Sect. [3,](#page-5-0) simulation results are shown and compared with the other DACs. Finally, conclusion is described in Sect. [4.](#page-7-12)

#### <span id="page-1-0"></span>**2 System Architecture**

Current-steering architecture offers high speed so it is used in almost any field. Since it requires no buffer and uses load resistor directly for current, the proposed DAC consists of analog part and digital part. Switch driver, switch, array and a current source array implement the analog part of the circuit, while decoder, the latches and a clock driver defines the digital part of the circuit. It is a binary-weighted DAC that uses a repeating cascaded structure of current source with a dual differential amplifier which acts as a current-to-voltage converter.

#### *2.1 Current Source*

It is a basic unit of DAC that directly affects the performance. In the proposed circuit, cascade stage is used since it acts as a constant current source. It has high output impedance that is useful for static and dynamic performance. It also reduces transient voltage fluctuations at node M7 of the current source. This 10-bit DAC uses 10 current source cells. Every cell has cascaded current source with a latch circuit and then carries a current corresponding to 1LSB and increases in binary-weighted form.  $V_{b1}$ ,  $V_{b2}$  and  $V_{b3}$  are bias voltages and their values find out by calculations are given as 0.85 V, 1.4 V and 1.65 V, respectively.

#### *2.2 Switch Driver*

The size of switch is small so that parasitic capacitance is less. The schematic of switch is shown in Fig. [1.](#page-3-0) The deglitching circuit on the current source adjusts the crossing point of two switch controls so that differential switches are not turned off simultaneously. Transistors M2 to M5 form the differential Goliath inverters and inverters U1, U2 form the differential David inverters [\[13\]](#page-7-13). Transistor M3, M6 acts as inverter for the right part, and transistor M1, M5 acts as inverter for left part of differential circuit. The left inverter buffers the digital input, so it acts as an inverting buffer. If size of the buffer is increasing, then switching speed also increases. So in this work, there is a trade-off for speed. This latch is faster, simpler and consumes low power. Transistors M2, M7, M9 to M12 act as a cascode stage. Input is *INL* and its complement is *INR. INL* and *INR* are the inputs that are applied through M1 and M8, respectively. *IL* and *IR* are the currents that are applied in NMOS and PMOS Gilbert cell as input.

#### *2.3 Gilbert Cell Design*

With reference to the conventional Gilbert cell topology, dual differential pair with active load was designed using p-channel and n-channel MOSFET as described in Fig. [2](#page-3-1) and Fig. [3,](#page-3-2) respectively.

It uses the current mirror topology. The input stage of Gilbert cell shows a nonlinear behaviour that becomes critical at lower bias current, and hence the linearity of Gilbert cell is not good. So we can achieve better linearity using current mirror since it shows linear behaviour regardless of the bias current  $[14]$ . The transistors M5, M6



<span id="page-3-0"></span>**Fig. 1** Schematic of switch



<span id="page-3-1"></span>**Fig. 2** MOS version of Gilbert cell using p-channel transistor



<span id="page-3-2"></span>**Fig. 3** MOS version of Gilbert cell using n-channel transistor



<span id="page-4-0"></span>**Fig. 4** Rail-to-rail Gilbert cell

and M7 act as a current mirror for n-type and p-type, respectively, for a wide range of input voltage. This results in a constant transconductance so that a good linearity performance can be achieved.

The current rail also provides sufficient current to drive Gilbert cell in saturation region. There are two differential inputs named as V1 and V2 applied to the crossconnected differential pairs. The above Gilbert cell has dual differential amplifier stages that consist of transistors M1–M4 for n-type and p-type in which transistors M5–M7 used for current mirror and transistors M8–M9 acts as active load depicts in Fig. [2](#page-3-1) and Fig. [3,](#page-3-2) respectively. Currently, *IL* and *IR* are used to drive the input stage of PMOS and NMOS Gilbert cell. So *IL* and *IR* are the currents that split between the differential pairs. Gilbert cell has two important properties. The first one is that the tail current drives the small signal gain of the circuit. The second property tells that the two transistors in a differential pair provide a simple means of steering the tail current to one of the two destinations [\[15\]](#page-7-15).

#### *2.4 Rail-to-Rail Operation*

The outputs  $V_n$  and  $V_p$  are connected in a cross-coupled common source configuration that allows full rail-to-rail input range. A p-channel pair of Gilbert cell is in parallel with an n-channel pair of Gilbert cell so that one pair is conducting at a time and covers full input common mode range as depicted in Fig. [4.](#page-4-0)

The input common mode range of n-type MOSFET is

$$
V_{\rm cn} > V_{\rm ss} + V_{\rm gsn} + V_{\rm dsn}
$$

where  $V_{\text{gsn}}$  represents the voltage drop between gate to source and  $V_{\text{dsn}}$  represents the voltage drop between drain–source of the NMOS transistor, respectively.

Similarly, the input common mode range of p-type MOSFET is given as follows:

$$
V_{\rm cp} < V_{\rm DD} - V_{\rm gsp} - V_{\rm dsp}
$$

where  $V_{\text{osp}}$  is the voltage drop between gate and source and  $V_{\text{dsp}}$  represents the voltage drop between drain–source, respectively.

For full rail-to-rail input, at least one of the input pairs should be on that means

$$
V_{\rm cp} > V_{\rm cn}
$$
  
i.e  $V_{\rm DD} - V_{\rm SS} > V_{\rm gsp} + V_{\rm dsp} + V_{\rm gsn} + V_{\rm dsn} > 2V_{\rm th}$ 

There exist a common mode input voltages in which both pairs are on. In this case, it creates a serious issue. It can be observed that the transconductance is almost double when only one of the input pairs is on and is given as follows:

$$
g_{\rm m} = 2\sqrt{K\frac{W}{L}I}
$$

where  $g_m$  is the transconductance, K' is the transconductance parameter, I is the drain current of the transistor,  $W$  is the width and  $L$  is the length of the transistor, which makes optimal frequency compensation very difficult. For improvement of the gain and to enhance signal-to-noise ratio, input stage should have large transconductance.

### <span id="page-5-0"></span>**3 Simulation Results**

We have used Cadence spectre for simulation using Cadence Virtuoso tool for standard 180 nm CMOS process under 1.8 V supply voltage. We have also included current mirror circuit in our simulations. Threshold voltages of −0.5 V and 0.45 V are considered for PMOS and NMOS, respectively. The transient output waveform of the circuit is shown in Fig. [5.](#page-6-0) The plot of spurious-free dynamic range (SFDR) versus frequency is depicted in Fig. [6.](#page-6-1) The net power consumption is 15 mW. Frequency response of rail-to-rail circuit is also shown in Fig. [7.](#page-6-2) This rail-to-rail circuit provides 60 dB gain with a phase margin of 63°. Table [1](#page-6-3) summarizes the comparison of results of proposed circuit from previously reported DAC.



 $\approx$ 

 $\overline{\pi}$ 

 $\overline{\mathbf{S}}$ 

40

80  $60$  $\overline{40}$  $\infty$  $\circ$ Gb)nia  $\alpha$ 40  $-60$  $.80$  $.100$ 

굻

ᠼ

 $\frac{1}{80}$  $100$ 

10000 1000001000000 1E7

Signal Frequency(MHz)

ė.

 $rac{1}{120}$  $\frac{1}{140}$ 

> $1E8$  $\frac{1}{150}$

SFDR(dB)  $\alpha$ 

<span id="page-6-0"></span>**Fig. 5** Transient output waveform

<span id="page-6-1"></span>

<span id="page-6-2"></span>**Fig. 7** Frequency response of rail-to-rail circuit

<span id="page-6-3"></span>**Table 1** Comparison of results from previously reported DAC

Frequency(Hz) Parameters This work Ref.  $[16]$  Ref.  $[17]$ Technology (nm)  $\begin{array}{|l|l|} 180 & 180 \end{array}$  180 Supply voltage (V)  $\begin{array}{|l|l|} 1.8 & 1.8 \end{array}$  1.8 1.8 Resolution (Bits)  $\begin{array}{|c|c|c|c|c|c|c|c|} \hline 10 & 10 & 10 \end{array}$ Sample rate  $(MS/s)$  | 100 | 250 | 250 SFDR (dB)  $82$  58 61.2 Power (mW)  $\begin{array}{|l|l|} 15 & 19 \end{array}$  22 FOM  $(10^9)$  6826 13473 11636

 $\frac{1}{100}$ 1000

7c

## <span id="page-7-12"></span>**4 Conclusion**

In this brief, we developed a new architecture for implementing digital-to-analog converter using dual differential pair. From the analysis, it can be inferred that binaryweighted architecture has very simple decoder and due to this, it consumes less power. Our result also shows that the proposed circuit has SFDR of more than 50 dB.

**Acknowledgements** We acknowledge SMDP C2SD program sponsored by MeitY for providing the lab resources.

## **References**

- <span id="page-7-0"></span>1. Myderrizi Indrit, Zeki Ali (2010) Current-steering digital-to-analog converters: functional specifications, design basics, and behavioral modeling. IEEE Antennas Propag Mag 52(4):197–208
- <span id="page-7-1"></span>2. Pelgrom, Marcel (1990) A 50 MHz 10-bit CMOS digital-to-analog converter with 75 Omega buffer. In: 1990 37th IEEE international solid-state circuits conference, ISSCC 1990. Digest of technical papers. IEEE
- <span id="page-7-2"></span>3. Tsai C-C et al (2005) 10-bit switched-current digital-to-analogue converter. IEE Proc-Circuits Devices Syst 152(3):287–290
- <span id="page-7-3"></span>4. Nakamura, Yasuyuki, et al (1991) A 10-b 70-MS/s CMOS D/A converter. IEEE J Solid-State Circuits 26(4):637–642
- <span id="page-7-4"></span>5. Fong, Leong K, Salama CAT (1993) A 10 bit semi-automatic current mode DAC. In: 1993 IEEE international symposium on circuits and systems ISCAS'93. IEEE
- <span id="page-7-5"></span>6. Traff H, Holmberg T, Eriksson S (1991) Application of switched-current technique to algorithmic DA-and AD-converters. IN: IEEE international symposium on circuits and systems. IEEE
- <span id="page-7-6"></span>7. Tsai C-C et al (2005) 10-bit switched-current digital-to-analogue converter. IEE Proc-Circuits Devices Syst 152(3):287–290
- <span id="page-7-7"></span>8. den Bosch V, Anne et al (2001) A 10-bit 1-GSample/s Nyquist current-steering CMOS D/A converter. IEEE J Solid-State Circuits 36(3):315–324
- <span id="page-7-8"></span>9. Sullivan O, Kevin et al (2004) A 12-bit 320-MSample/s current-steering CMOS D/A converter in 0.44 mm/sup 2. IEEE J Solid-State Circuits 39(7):1064–1072
- <span id="page-7-9"></span>10. Reda Ahmed, Ibrahim Mohamed F, Farag Fathi (2016) Input–output rail-to-rail CMOS CCII for low voltage–low power applications. Microelectron J 48:60–75
- <span id="page-7-10"></span>11. Moldovan L, Li HH (1997) A rail-to-rail, constant gain, buffered op-amp for real time video applications. IEEE J Solid-State Circuits 32(2):169–176
- <span id="page-7-11"></span>12. Wu W-CS et al (1994) Digital-compatible high-performance operational amplifier with railto-rail input and output ranges. IEEE J Solid-State Circuits 29(1):63–66
- <span id="page-7-13"></span>13. Deveugele J, Steyaert MSJ (2006) A 10-bit 250-MS/s binary-weighted current-steering DAC. IEEE J Solid-State Circuits 41(2):320–329
- <span id="page-7-14"></span>14. Wan Qiuzhen, Wang Chunhua (2011) A low-voltage low-power CMOS transmitter frontend using current mode approach for 2.4 GHz wireless communications. Microelectron J 42(5):766–771
- <span id="page-7-15"></span>15. Razavi B (2001) Design of analog CMOS integrated circuit
- <span id="page-7-16"></span>16. Chou F-T, Chen Z-Y, Hung C-C (2014) A 10-bit 250MS/s low-glitch binary-weighted digitalto-analog converter. In: 2014 27th IEEE international system-on-chip conference (SOCC). IEEE
- <span id="page-7-17"></span>17. Deveugele J, Steyaert MSJ (2006) A 10-bit 250-MS/s binary-weighted current-steering DAC. IEEE J Solid-State Circuits 41(2):320–329