# **A Programmable Pre-emphasis Transmitter for SerDes in 40 nm CMOS**

Hongbing Tan, Haiyan Chen, Sheng Liu( $^{\boxtimes}$ ), Xikun Ma, and Yaqing Chi

School of National University of Defense Technology, Changsha 410073, Hunan, People's Republic of China tanhongbing1993@163.com, hychen608@163.com, liusheng83@163.com, xkma503@163.com, yqchi@163.com

**Abstract.** Based on 40 nm standard CMOS process, this paper proposes an easy realized, programmable pre-emphasis transmitter. The circuit is used in high performance SerDes (Serializer-Deserializer) chip, which utilizes a 2-tap current-mode pre-emphasis technique, resulting less design complicacy as well as low noise. Furthermore, a tail current DAC enables equalization to be configurable in order to adapt to various data rate condition. Simulation results show  $0-6$  db pre-emphasis ability and  $0-1.3$  V differential output voltage swing under 2.5–6.25 GB/s transmission rate, which meet specifications of high speed serial link standards such as PCIE2.1 and RapidIO2.2.

**Keywords:** Current-mode driver · Feed forward equalization SerDes · Programmable pre-emphasis

### **1 Introduction**

The demand of bandwidth for the transmission has increased a lot with the rapidly development of integrated circuit, which caused interface bandwidth become a bottleneck for performance improvement in digital systems [\[1\]](#page-9-0). Traditional parallel interface need more chip pins to provide enough bandwidth but its signal attenuation also become a serious problem while data rate beyond 1 Gbps [\[8\]](#page-9-1). However, high-speed serial link which based on SerDes (Serializer, De-serializer) can work at dozens of Gbps and consume less energy [\[3\]](#page-9-2), such as PCIE and RapidIO, which attract many researchers interest. SerDes chips adopt analog and digital circuit mixed design technology to resolve signal integrality problems such as channel attenuation and Inter Symbol Interference (ISI)[\[10\]](#page-9-3).

Transmitter is an important part in SerDes which consume a large percentage of serial-link power. Most transmitters adopt 2-tap pre-emphasis that data code and pre-emphasis code combine with voltage or current mode to form a pre-emphasis driver. Young-Hoon song and Samuel Palermo designed a voltagemode transmitter with current-mode equalization in 90-nm CMOS baud rate achieving 6 Gbps [\[6\]](#page-9-4), which makes full use of current mode pre-emphasis and low power consumption characteristics. Huang proposed a 80 mw 40 GB/s transmitter with automatic serializing time window search and 2-tap pre-emphasis

-c Springer Nature Singapore Pte Ltd. 2018 W. Xu et al. (Eds.): NCCET 2017, CCIS 600, pp. 35–44, 2018. https://doi.org/10.1007/978-981-10-7844-6\_4

in 65 nm CMOS technology [\[4\]](#page-9-5), but it is not programmable. This paper proposes a programmable pre-emphasis transmitter for SerDes, which not only realizes traditional function of driver circuit, but also adds extensibility and programmable ability with little complexity. This transmitter realize programmable pre-emphasis and output amplitude based on 40 nm COMS process. Moreover, it can work in different channel conditions at 2.5–6.25 GB/s transmission rate, and satisfying variety of standard protocols.

The paper is organized as follows: Sect. [2](#page-1-0) explains the pre-emphasis technique and the overall architecture of the SerDes. The circuit design of functional blocks is described in Sect. [3.](#page-3-0) Section [4](#page-6-0) shows the implementation and simulation results. Finally, a conclusion is made in Sect. [5.](#page-8-0)

## <span id="page-1-0"></span>**2 Pre-emphasis Technique**

An ideal rectangular wave can be decomposed into different frequency cosine harmonic [\[7](#page-9-6)], and the attenuation always occurs on high frequency due to the low pass characteristics of transmission channel. Moreover, the high frequency components mainly affect the signal jump edge, so compensating attenuation means compensating signal jump edge, i.e. pre-emphasis technique [\[5\]](#page-9-7). Figure [1](#page-1-1) shows the pre-emphasis amplifies the high frequency components, which can offset emphasis and attenuation to obtain a smooth response [\[2\]](#page-9-8).

The basic structure of the 2-tap pre-emphasis driver as shown in Fig.  $2(a)$  $2(a)$ , *imain* and *ipos* are two tail currents Rt is a  $50 \Omega$  resistor network to match channel impedance, and *vptx* is supply voltage. The serializer provides differential bits *mainp/mainn* and pre-emphasis bits *pos*1*p/pos*1*n*, and combining them in form of current or voltage to realize pre-emphasis.



<span id="page-1-1"></span>**Fig. 1.** The function of pre-emphasis

We list the voltages of *txp*, *txn* and their difference in Table [1,](#page-2-1) and the corresponding values of differential bits *MAIN* and pre-emphasis bits *POS*1 are list in Fig.  $2(b)$  $2(b)$ .



<span id="page-2-0"></span>**Fig. 2.** Two-tap current mode pre-emphasis driver. (a) is the driver circuit, (b) is the input data code

<span id="page-2-1"></span>



According to the Table [1,](#page-2-1) the output differential swing A1 and the differential swing A2 (without emphasis) is:

<span id="page-2-2"></span>
$$
A1 = \tan - \tan = (\text{imain} + \text{ipmos}) * \text{Rt}
$$
 (1)

<span id="page-2-3"></span>
$$
A2 = (i\text{main} - i\text{pmos}) * \text{Rt}
$$
 (2)

The pre-emphasis gain is:

<span id="page-2-4"></span>
$$
EQ(dB) = 20\log\frac{A_1}{A_2} = 20\log(1 + \frac{2ipos}{imain - ipos})
$$
\n(3)

When output swing A1, pre-emphasis gain and termination resistors Rt are fixed, the *imain* and *ipos* can be calculated base on [\(1\)](#page-2-2) and [\(2\)](#page-2-3):

$$
i\text{main} = 0.5 * (1 + \frac{A2}{A1}) * \frac{A1}{Rt}
$$
\n<sup>(4)</sup>

$$
ipos = 0.5 * (1 - \frac{A2}{A1}) * \frac{A1}{Rt}
$$
\n(5)

### <span id="page-3-0"></span>**3 Circuit Design**

The overall structure of the proposed transmitter is shown in Fig. [3,](#page-3-1) which consists of synchronization module, serializer and driver.



<span id="page-3-1"></span>**Fig. 3.** The overall structure of transmitter

Synchronization module preprocesses the data which come from data link layer that transfer it into 20 bits. Then, choosing one in three base on the control bits, and the three choices include 20 bits parallel data, the output of PRBS generator, and Beacon code. This module can be realized by Verilog programming.

Serializer adopts multi-phase single-stage and single-phase multi-stage circuit to realize serialization, which can raise the clock frequency step by step and reduce this modules working at high frequency clock. 20 bits parallel data are serialized to 1 bit after three stage serialization in its correspond clock frequency.

The driver converts digital signal to analog signal and realizes pre-emphasis before signals are sent to the channel. The width of the final output waveform and swing are determined by driver when impedance is matched.

### $3.1$ **3.1 Serializer Circuit Design**

The structure of serializer is shown in Fig. [4,](#page-4-0) serializer converts parallel data to serial bit through three stages. Firstly, the input parallel data (20 bits) are divided into four channels each is 5 bits, and then sent them into four identical 5:1 selectors respectively to obtain 4 bits parallel data. Secondly, the 4 bits data are divided into two groups:  $data_a/b$  and  $data_c/d$ , taking  $data_a/b$  as a example, let data a and data b align with the posedge and the negedge of the 5∗ft clock respectively to obtain signal a/b. Then a/b are sent into 2:1 selector for the second serialization under the 5∗ft clock (sa). The selector is static CMOS circuit, their signal processing obeys:

$$
out = \overline{sa \bullet a} \bullet \overline{sb \bullet b} = sa \bullet a + sb \bullet b \tag{6}
$$



<span id="page-4-0"></span>**Fig. 4.** The overall structure of transmitter

By the way, the pre-emphasis data obtained by utilizing a latch delay a clock cycle for the output data of the second serialization.

The third serialization realizes 2:1 conversion for the data bit and preemphasis bit using two selectors under the 10 ft clock. The structure of the selector is the same as the second serialization. In Fig. [4,](#page-4-0) XX means a number of parallel identical selectors, because multiple parallel selectors can increase the current and make the serialization work faster [\[9\]](#page-9-9).

### $3.2$ **3.2 Pre-emphasis Programmable Design**

According to Eq.  $(3)$ , the effect of pre-emphasis can be expressed as:

$$
EQ(dB) = 20\log(1 + \frac{2}{\frac{\text{imain}}{\text{ipos}}} - 1)
$$
\n(7)

In order to realize programmable pre-emphasis, i.e. programmable *ipos*, this paper design current steering DAC circuit is shown in Fig. [5,](#page-5-0) in which *iref* is a reference current, tr h[4:0] and tr hn[4:0] are control bits, so *ipos* is determined by:

$$
ipos = \sum_{i=0}^{i=4} tr_h[i] \bullet iref \tag{8}
$$

Speed requirement is not strict to this DAC [\[11](#page-9-10)], because of current *ipos* is fixed when control bits are configured. In this paper, in order to get an accurate and steady current, we adopt cascode source current.



<span id="page-5-0"></span>**Fig. 5.** Current tail DAC circuit



<span id="page-5-1"></span>**Fig. 6.** The overall structure of transmitter

#### 3.3 **3.3 Driver Circuit Design**

Figure [6](#page-5-1) illustrates three modules of the driver in this paper, the biasing module produces current *imain* with the reference of current *iref*, the lower part is pre-emphasis programmable circuit which produces *ipos*. Main module and *pos* module are current mode driver.

When tr  $h[4:0] = 10001$  and  $Rt = 50 \Omega$ , the result of simulation is shown in Fig. [7\(](#page-6-1)a). The serial data baud rate is  $5 \text{ GB/s}$  and the pre-emphasis gain (EQ) is about 2 dB. Figure [7\(](#page-6-1)b) shows indicate that there is liner correlation between  $tr_h[4:0]$  and EQ.



<span id="page-6-1"></span>**Fig. 7.** The simulation results of pre-emphasis. (a)  $\text{tr}\,\text{h}[4:0] = 10001(\text{Hspice})$  (b) Correlations between tr h[4:0] and EQ

## <span id="page-6-0"></span>**4 Simulation Results**

#### Simulation in Normal Transmission State 4.1

Figure [8](#page-6-2) illustrates output waveforms and eye diagram in normal transmission state, we set  $tr[4:0] = 11011$ , common mode voltage is  $1.2$  V, EQ is 6 dB, and the output serial data baud rate is 6.25 Gbps.

Table [2](#page-7-0) lists the simulation result in different corner. Take TT as a example, the output differential swing is 979.35 mV, EQ is 6.08 dB, the rise and fall time is



<span id="page-6-2"></span>**Fig. 8.** The output waveform and eye diagram of transmitter

Index	RapidI $O^{\alpha}$	$\mathrm{RapidIO}^{\beta}$	PCIE2.1	<b>TT</b>	SS	FF
VTX-DIFF-PP	$0.4 - 0.75$ V	$0.8 - 1.2$ V	$0.8 - 1.2$ V	0.98V	0.90V	1.0V
VTX-DE-RATIO	$\ast$	$\ast$	$5.5 - 6.5$ dB	$6.08\,\mathrm{dB}$	$5.62\,\mathrm{dB}$	$6.47\,\mathrm{dB}$
$T_tr, T_tf$	$>30$ ps	$>30$ ps	$>0.15$ UI	$68$ ps	$74$ ps	$63.7$ ps
T <sub>-Vcm</sub>	$0.1 - 1.7$ V	$0.1 - 1.7$ V	$0 - 3.6$ V	1.234V	1.05248 V	1.4074 V
	$0.63 - 1.1$ V	$0.63 - 1.1$ V				
<b>TTXEYE</b>	$>0.7$ UI	$>0.7$ UI	$>=0.75$ UI	$0.906$ UI	$0.905$ UI	$0.906$ UI

<span id="page-7-0"></span>**Table 2.** The simulation result in normal transmission state

 $\alpha$  represents the RapidIO2.2 Level 2 (short distance);

 $\beta$  represents the RapidIO2.2 Level 2 (long distance);

 $VTXDIFFP:$  The differential output peak voltage;

 $VTXDERATIO:$  The pre-emphasis gain;

 $T_t$ : The rise time of eye diagram;

 $T_t$ : The fall time of eye diagram;

T − V cm: The common mode voltage;

TTX *−* EY E: The width of eye diagram.



<span id="page-7-1"></span>**Fig. 9.** The wave and eye diagram of short-distance transmission (corner: TT)

68ps on average with 0.906-UI eye width, common mode voltage is 1.234 V. All the parameters meet the requirements of RapidIO 2.2 and PCIE 2.1. Because of the length of channel is short in short distance RapidIO2.2, pre-emphasis is unnecessary and need some extra simulation.

For the situation of short-distance transmission, The attenuation can be ignored due to the channel is short, so we set the control bits  $tr[4:0] = 0000$ to close pre-emphasis and lower the signal swing to decrease power consump-tion. Figure [9](#page-7-1) shows the simulation wave when the level  $[5:0] = 100011$ , the output wave swing is  $0.55V$  in this moment.

### 4.2 **4.2 Simulation with Package**

Figure [10](#page-8-1) shows the simulation result when the pre-emphasis is 6 dB, common mode level is 1.2 V and the input data is PRBS7 code. The output signal differential swing of driver is about 1 V, and waveform becomes smooth through the channel due to the pre-emphasis offsets the decay of high frequency. The swing is reduced to approximately 0.6 V which is approximately equivalent to 10 dB attenuation.



<span id="page-8-1"></span>**Fig. 10.** The overall structure of transmitter

### <span id="page-8-0"></span>**5 Conclusion**

This paper proposes a transmitter based on 40 nm process, which can work at 2.5–6.25 GB/s data rate, offer 0–6 dB programmable pre-emphasis, common mode, and meeting PCIE2.1 and RapidIO2.2 protocols. By using simple DAC and amplifier, this design not only realizes traditional function of driver circuit, but also adds extensibility as well as programmable ability with little complexity which is the trend in multi-protocol supporting circuit design. The most difficult part of this design is that it needs more transistors due to the large total current of branches.

**Acknowledgment.** This paper is supported by the research of shared memory architecture for a general purpose microprocessor (No. 61472432).

## **References**

- <span id="page-9-0"></span>1. Balamurugan, G., Kennedy, J., Banerjee, G., Jaussi, J.E., Mansuri, M., O'Mahony, F., Casper, B., Mooney, R.: A scalable 5c15 Gbps, 14c75 mw low-power i/o transceiver in 65 nm cmos. IEEE J. Solid-State Circuits **43**(4), 1010–1019 (2008)
- <span id="page-9-8"></span>2. Bassi, M., Radice, F., Bruccoleri, M., Erba, S., Mazzanti, A.: A high-swing 45 gb/s hybrid voltage and current-mode pam-4 transmitter in 28 nm cmos fdsoi. IEEE J. Solid-State Circuits **51**(11), 2702–2715 (2016)
- <span id="page-9-2"></span>3. Hu, C., Chen, S., Huang, P., Liu, Y., Chen, J.: Evaluating the single event sensitivity of dynamic comparator in 5 Gbps serdes. Ieice Electron. Express **12**(23), 1–10 (2015)
- <span id="page-9-5"></span>4. Huang, K., Wang, Z., Zheng, X., Zhang, C., Wang, Z.: A 80 mw 40 gb/s transmitter with automatic serializing time window search and 2-tap pre-emphasis in 65 nm cmos technology. IEEE Trans. Circuits Syst. I Regul. Papers **62**(5), 1441–1450 (2015)
- <span id="page-9-7"></span>5. Lin, C.H., Wang, C.H., Jou, S.J.: 5 Gbps serial link transmitter with pre-emphasis. In: Asia and South Pacific Design Automation Conference, Proceedings of the ASP-DAC 2003, pp. 795–800 (2003)
- <span id="page-9-4"></span>6. Song, Y.H., Palermo, S.: A 6-Gbit/s hybrid voltage-mode transmitter with currentmode equalization in 90-nm cmos. IEEE Trans. Circuits Syst. II Express Briefs **59**(8), 491–495 (2012)
- <span id="page-9-6"></span>7. Yan-Hua, X.I.: Periodic signal's decomposition and composition based on matlab. Comput. Mod. 234–242 (2011)
- <span id="page-9-1"></span>8. Yang, N.: Signal attenuation and its variation range analysis in the transmitterreceiver input circuit of the double frequency carrier relaying system with directional comparison. Autom. Electr. Power Syst. **46**(2), 362–366 (1983)
- <span id="page-9-9"></span>9. Yuan, S., Wu, L., Wang, Z., Zheng, X., Zhang, C., Wang, Z.: A 70 mw 25 GB/s quarter-rate serdes transmitter and receiver chipset with 40 dB of equalization in 65 nm cmos technology. IEEE Trans. Circuits Syst. I Regul. Papers **63**(7), 939–949 (2016)
- <span id="page-9-3"></span>10. Zhou, N., Huang, K., Lve, F., Wang, Z., Zheng, X., Zhang, C., Li, F., Wang, Z.: A 76 mw 40-GB/s serdes transmitter with 64:1 mux in 65-nm cmos technology. In: International Conference on Electronics Information and Emergency Communication, pp. 155–158 (2016)
- <span id="page-9-10"></span>11. Zite, S.E.: Design of a unit current cell for a 12-bit 3.2 GHz current steering digitalto-analog converter (2006)