Effect of MT and VT CMOS, On Transmission gate Logic for Low Power 4:1 MUX in 45nm Technology

Meenakshi Mishra¹ , Shyam Akashe2 , Shyam Babu3

1 ECED ,ITM University Gwalior, India

2 ECED ,ITM University Gwalior, India

³ ECED , ITM University Gwalior, India

{mishra.meenakshi13@gmail.com; shyam.akashe@itmuniversity.ac.in; itm.shyam@gmail.com}

Abstract. This paper describes the influence of leakage reduction techniques on 4:1 Multiplexer. The techniques investigated in this paper include multi-threshold (MTCMOS) and variable-threshold (VTCMOS). Impact of temperature sensitivity on power consumption is also evaluated. The CMOS transmission gate logic (TGL) is used to design a new 4:1 MUX, based on this design, it removes the degraded output, the NMOS and PMOS are combined together for strong output level with the gain in area is a central result of proposed MUX. The designed circuit is realized in 45 nm technology, with the power dissipation of 1.35pW from a 0.7V supply voltage. The MUX can operate well up to 200 Gb/s.

Keywords: Multiplexers, Low Power, transmission gate, Leakage Current, MTCMOS, VTCMOS

1 Introduction

A data multiplexer (MUX) is a key block in high-speed data communication systems. The acronym used for Multiplexer is MUX. The MUX is the heart of arithmetic circuit. MUX are a common building block for data paths and dataswitching structures, and are used effectively in a number of applications including processors [2], processor buses, network switches, and DSPs with resource sharing. Several MUX circuits have been reported in technologies such as SiGe, GaAs and InP at speeds of 10 Gb/s or higher [6]-[8].Multiplexer (MUX) has become the bottleneck of speed. The speed of MUX determines the performance of the whole optic-fiber transceiver. DG-CNTFET structure uses specific properties, with structures based on conventional CMOS circuit design techniques. [3]

Star-junction topology with a resonating junction is proposed for multiplexer circuit. [1]. The high-speed MUX is designed, and CMOS technology has been verified to be feasible for high speed MUX with a date rate far beyond 10 Gb/s[10], [11]. However, the power consumption is a bothering problem along with the operating rate rising, since current-model logic (CML) has to be used mostly. The reported MUX with a data rate below 5 Gb/s [3], [4] also has low power efficiency, even though CMOS logic was applied. A well-known tree-type architecture [5] is adopted for the 4:1 MUX, and high-speed with low-power dissipation can be achieved through applying dynamic CMOS logic and eliminating dispensable impedance matching.

With successive technology scaling, device feature sizes and supply voltage have shrunk to recover manufacturing cost and power of VLSI circuits. Whereas dynamic power has been recede due to the supply voltage decrease, leakage current has extremely intensified due to threshold voltage (shortly Vt) and feature size scaling down. Hence, leakage current is acquired as a major source in total power dissipation [19], and it is a key to achieve low power design, especially for mobile applications. The various approaches have been proposed to reduce power consumption of MUX trees. Some of the papers contract it at the algorithm level [13]-[15] and some at the circuit level $\left[16\right]$ -[17]. Instantly, a new functional CMOS device called Variable Threshold Voltage MOSFET (VTCMOS) has affirmed to be, throughout the next generation of ultra-low power devices operating at low supply voltage [12][20-21].

2 MULTIPLEXER

Multiplexers are used as one method of reducing the number of integrated circuit packages required by a particular circuit design. This in turn reduces the cost of the system.

Fig. 1. Graphical Symbol 4:1 MUX.

Output=X0,
$$
\overline{C}_0
$$
, \overline{C}_1+X1 , \overline{C}_0 , C1+X2,C0, \overline{C}_1+X3 , C0,C1(1)

Output of 4:1 MUX can be calculated from equation 1.Assume that we have four lines, X0, X1,X2 and X3,which are to be multiplexed on a single line, Output The four input lines are also known as the Data Inputs. Since there are four inputs, we will need two additional inputs to multiplexer, known as the Select Inputs, to select which of the X inputs is to appear at the output, called as select lines C0 and C1. The graphical symbol (a) and truth table (b) of 4:1 MUX is shown in fig.1. Output of 4:1 can be calculated from equation 1. A multiplexer performs the function of selecting the input on any one of 'n' input lines and feeding this input to one output line.

2.1 Operation of Transmission Gate

This section describes the purpose and basic operation of a transmission gate. A transmission gate is defined as an electronic element that will selectively block or pass a signal level from the input to the output. The solid-state-switch is comprised of parallel connection of a PMOS transistor and NMOS transistor. The control gates are biased in a complementary manner so that both transistors are either ON or OFF.

Fig. 2. Transmission gate graphical symbol (a), truth table (b)

When the voltage on node A is a Logic 1, the complementary Logic 0 is applied to node active-low A, allowing both transistors to conduct and pass the signal at IN to OUT. When the voltage on node active-low A is a Logic 0,the complementary Logic 1 is applied to node A., turning both transistors off and forcing a high-impedance condition on both the IN and OUT nodes. The schematic diagram (Fig.2) Includes the arbitrary labels for IN and OUT, as the circuit will operate in

an identical manner if those labels were reversed. The Transmission Gate graphical symbol and truth table is shown in figure 2.

2.2 Transmission CMOS logic 4:1 MUX

The transmission gate based 4:1 MUX is designed in Fig. 3.This design is the transmission gate type of MUX structure implemented with very minimum transistors compare to conventional CMOS based design. The design is implemented with minimum number of transistor. The back to back connected PMOS and NMOS arrangement acts as a switch is so called Transmission Gate. NMOS devices pass a strong 0, but a weak 1, while PMOS pass a strong 1, but a weak 0.

Fig. 3. Transmission gate Logic for 4:1 MUX.

The transmission gate combines the best of both the properties by placing NMOS in parallel with the PMOS device. Four transmission gates are connected as in Fig. 2 to form a MUX structure. Each transmission gate acts as an AND switch to replace the AND logic gate which is used in a conventional gate design of MUX. Hence the device count is reduced. The Transmission gate based 4:1 MUX is shown in figure 3.An advantage of the new MUX design is the remarkable gain in terms of transistors count. To the best of our knowledge, no 4:1 MUX has been realized with so few devices. Hence the gain in area is a central result for the proposed MUX.

2.3 Temperature effect on Power Consumption

Temperature dependence of leakage power is important, since digital very large scale integration circuits generally operate at elevated temperatures due to the power dissipation of the circuit. The power consumption increases with the rise in temperature. The effect of temperature on power consumption in TGL based 4:1 MUX is shown in Fig.4.

Fig. 4 .Effect of Temperature on TGL based 4:1 MUX.

3 LEAKAGE REDUCTION TECHNIQUES

In this section, two major circuit design techniques namely, MTCMOS, VTCMOS for leakage reduction in digital circuits are described:

*3.1**MTCMOS (Multi-threshold CMOS)*

Multi-Threshold CMOS (MTCMOS) is a popular power gating approach that uses high Vth devices for power switches [23]. Fig. 5 shows the basic MTCMOS structure, where a low Vth computational block uses high Vth switches for power gating. Low Vth transistor in the logic gate provides a high performance operation. However, by introducing a series device to the power supplies, MTCMOS circuits incur a performance penalty compared to CMOS circuits. The basic MTCMOS structure is shown in fig.5, where a low V_{th} computation block is gated with high V_{th} power switches.

A specialized case of dual V_{tb} technology that is more effective at reducing leakage currents in the standby mode is MTCMOS (Multi-Threshold CMOS). Though, by introducing an extra series device to the power supplies, MTCMOS circuits will provoke a performance penalty compared to CMOS circuits, which declines if the devices are not sized large enough. When the high V_{th} transistors are turned on, the low V_{th} logic gates are connected to virtual ground and power, and switching is performed through fast devices [22]. When the circuit enters the sleep mode, the high V_{th} gating transistors are turned off, resulting in a very low sub threshold leakage current from V_{CC} to ground. MTCMOS is only effective at reducing standby leakage currents and therefore is most effective in burst mode type application, where reducing standby power is a major benefit.

Fig. 5. MTCMOS.

*3.2**VTCMOS (Variable Threshold CMOS)*

Variable threshold CMOS is a body biasing based design technique Fig. 6 illustrates the VTCMOS scheme. To achieve different threshold voltages, it uses a self-substrate bias circuit to control the body bias. Regarding the speed performance of VTCMOS circuits the gate delay is the vital factor. In CMOS digital circuits, the gate delay time (t_{nd}) is given by equation 2.

$$
Tpd \propto \frac{cvc}{(vc - Vt)^{\alpha}} \qquad \dots (2)
$$

α- power law model

The operating principle of VTCMOS is that its threshold voltage (V_{th}) is controlled by the applied substrate bias $\left(\frac{1}{v_{bs}}\right)$, leading to lower stand-by off current or higher active on-current. The V_{th} shift is given by: $\Delta V_{th} = \gamma |V_{bs}|$ where γ is the body effect factor [4]. Variable Threshold CMOS or (VTCMOS) is the another technique that has been developed to reduce standby leakage currents, relatively than apply multiple threshold voltage options, VTCMOS relies on a triple well process where the device V_t is dynamically is adjusted by biasing the body terminal.

Fig. 6. VTCMOS.

4 SIMULATION RESULTS

The Simulation result is measured by CADENCE VIRTUOSO Tool. The Simulation Conditions for 4:1 MUX circuit is summarized in TABLE I and the effect of Leakage reduction techniques (MTCMOS and VTCMOS) for 4:1 MUX is figure out in TABLE II.

4.1 Input Output Pattern for TGL 4:1 MUX

The simulation waveform of proposed 4:1 MUX is shown in Fig. 7.The resultant waveform attains a single output during power supply of 0.7v although the rise and fall time of simulation is 100 fs. The output pattern is shown in the fig.7, S0 and S1 are the select lines for the 4:1 multiplexer and, S0bar (S0b) and S1bar (S1b) are the opposite signal of S0 and S1 respectively. Z is the output of 4:1 MUX.

Fig. 7. Simulation Input output pattern.

*4.2**Power and Current Consumption*

Digital CMOS circuit may have three major sources of power dissipation namely dynamic, short and leakage power. Hence the total power consumed by every MUX style can be evaluated using the following equation 3.

> $Ptot = Pdyn + Psc + P$ leak $= CLVddV fclk + ISCVdd + I leakVdd$ ……. (3)

Thus for low-power design the important task is to minimize $C_L V_{dd} V f_{Clk}$ while retaining required functionality. The first term P_{dyn} represents the switching component of power, the next component P_{sc} is the short circuit power and P_{leak} is the leakage power. Where, CL is the loading capacitance, f_{Clk} is the clock frequency which is actually the probability of logic 0 to 1 transition occurs (the activity factor). Vdd is the supply voltage; *V* is the output voltage swing which is equal to Vdd. The current I_{SC} is due to the direct path short circuit current. Finally, leakage current I leak, which can arise from substrate injection and sub-threshold effects, is primarily determined by fabrication technology considerations. The Leakage Current of TGL based MUX is shown in fig. 8.

Fig. 8. Leakage current of TGL based 4:1 MUX.

4.3 Eye Diagram

Eye diagram of the output signal at a data rate of 200Gb/s. The measured eye diagram is shown in Fig.9.

Fig. 9. Measured Eye diagrams of MUX Output at 200 Gb/s.

Technology	45nm
Function	4:1 MUX
Lgate(nm)	45
Width(nm)	120
Vth (V)	0.16
Vdd(V)	0.7
Temp. $(^{\circ}C)$	27

Table 1. Simulation Conditions of TGL based 4:1 MUX

Table 2. Simulation of TGL based 4:1 MUX with MTCMOS and VTCMOS

$4:1$ MUX	Parameters		
	Leakage Current	Leakage Power	Delay
Earlier work[5]	29.6 mA	53.3 mW	
TGL	398.5pA	1.35pW	1.25 ns
MTCMOS	182.8pA	1.23pW	1.45 ns
VTCMOS	355.4pA	1.31 _p W	1.31ns

6 Conclusions

The techniques investigated in this paper include multi-threshold (MTCMOS) and variable-threshold (VTCMOS). Impact of temperature sensitivity on power consumption is also evaluated. The transmission gate logic results to be the efficient design styles for MUX design [18] Transistors are reduced to great extent, so that the overall area is minimized. The designed circuit is realized in 45 nm technologies, with the power consumption of 1.35 pW from a 0.7 V supply voltage at 27°C. Leakage current is also reduced to 398.5 pA. MTCMOS is only effective at reducing standby leakage currents and therefore is most effective in burst mode type application, where reducing standby power is a major benefit, while delay gets increases. For VTCMOS slightly forward substrate bias can be used to increase the circuit speed. Finally, the impact of Leakage reduction techniques (MTCMOS and VTCMOS) is analyzed in this paper; VTCMOS impart circuit designer's complete flexibility to set both V_{DD} and V_{th} during active modes to perfect balance between performance and Leakage power.

References

- [1] Talal Skaik, "NOVEL STAR-JUNCTION COUPLED-RESONATOR MULTIPLEXER STRUCTURES,"Progress In Electromagnetics Research Letters, Vol. 31, 113-120, 2012.
- [2] P.Metzgen "A High Performance 32-bit ALU for Programmable Logic", Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field Programmable Gate Arrays. Pp 61-70. 2004.
- [3] K. Jabeur, I. O'Connor, N. Yakymets, S. Le Beux, "High performance 4:1 multiplexer with am bipolar double-gate FETs,"IEEE,2011,pp-677-680
- [4] T. Hiramoto and M. Takamiya., "Low power and low voltage MOSFETs with variable threshold voltage controlled by back-bias", IEIEC Trans. Electron., vol. E83- C, No.2, 2000.
- [5] Xiang Sun, Jun Feng "A 10 Gb/s Low-power 4:1 Multiplexer in 0.18 μm CMOS", Proceedings of International Symposium on Signals, Systems and Electronics (ISSSE2010)
- [6] M. Meghelli, "A 132-Gb/s 4:1 multiplexer in 0.13μm SiGe-bipolar technology," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2403-2407, Dec. 2004.
- [7] S. Tanaka, and H. Hida, "120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs," IEEE J. Solid-State Circuits, vol. 39, no. 12, pp. 2397-2402, Dec. 2004.
- [8] Joakim Hallin, Torgil Kjellberg, and Thomas Swahn, "A 165-Gb/s 4:1 multiplexer in InP DHBT technology," IEEE J. Solid-State Circuits, vol. 41, no. 10, pp. 2209-2214, Oct. 2006.
- [9] J.M.Rabaey, A.Chandrakasan, B.Nikolic, Digital Integrated Circuits A Design Perspective, PearsonEducational publishers – 2nd edition 2008.
- [10] K. Kanda, D. Yamazaki, T. Yamamoto, M. Horinaka, J. Ogawa, H. Tamura, and H. Onodera, "40 Gb/s 4:1 MUX/1:4 DEMUX in 90 nm standard CMOS technology," in IEEE ISSC Tech. Dig, Feb. 2005, pp.152–153.
- [11] D. Kehrer, H. D. Wohlmuth, H. Knapp, and A. L. Scholtz, "A 15 Gb/s 4:1 parallel-toserial data multiplexer in 120 nm CMOS," in Proc. Eur. Solid-State Circuits Conf. (ESSCIRC), Firenze, Italy, Sept. 2002, pp.227–230.
- [12] T. Kuroda et al, "A 0.9V, 15-Mhz, 10-mV, 4mm-2, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme", IEEE J. Solid-StateCircuits, vol. 31, pp. 1770-1779, 1996
- [13] U. Narayanan, H. W. Leong, K.-S. Chaung, and C.L. Liu, Low power multiplexer decomposition, Int'lSymp. on Low Power Electronics and Design, pp.269-274. 1997.
- [14] H.-E. Chang, J.-D. Huang, and C.-I. Chen, Input selection encoding for low power multiplexer tree, Int'l Symp. on VLSI Design, Automation, and Test,pp. 228-231, 2007.
- [15] K. Kim, T. Ahn, S.-Y. Han, C.-S. Kim, and K.-H. Kim, Low power multiplexer decomposition by suppressing propagation of signal transitions, Int'lSymp. on Circuits and Systems, vol. 5, pp. 85-88,2001.
- [16] Sebastian T. Ventrone, Low power multiplexer circuit, United States Patent, Patent Number:6,054,877, Apr. 2000.
- [17] T. Douseki, and Y. Ohmori, BiCMOS circuit technology for a high-speed SRAM, IEEE Journal of Solid-State Circuits, vol. 23, no. 1, pp. 68-73,1988.
- [18] S.Vivijayakumar, B. Karthikeyan, "Power Multiplexer Design forArithmetic Architectures using 90nm Technology", Recent Advances in Networking, VLSI and signal processing.
- [19] S. G. Narendra and A. Chandrakasan, Leakage in nanometer CMOS technologies, New York: SpringVerlag, 2005.
- [20] H. Mizuno, K. Ishibashi, T. Shimura, T. Hattori, S. Narita,K. Shiozawa, S. Ikeda, and K. Uchiyama, "A 18μAStandby-Current 1.8V 200MHz Microprocessor with SelfSubstrate-Biased Data Retention Mode", ISSCC Dig. Tech.Pap, pp. 280, 1999.
- [21] T. Hiramoto, M. Takamiya, H. Koura, T. Inukai, H. Gymyo, H. Kawaguchi, and T. Sakurai, "Optimum device parameters and scalability of variable threshold CMOS (VTCMOS)", Ext. Abs. of 2000 SSDM, pp 372-373, 2000. To be published in Jpn. J. Appl. Phys. vol. 40, No. 4B, 2001.
- [22] S. Mutoh, T. Douseki, Y. Matsuya, T. Aoki, S. Shigematsu, and J. Yamada, "1-V power supply high-speed digital circuit technology with multi-threshold voltage CMOS," IEEE J. Solid-State Circuits, vol. 30, pp. 847–854, Aug. 1995.
- [23] MUTOH, S. et al. 1-V Power Supply High-speed Digital Circuit Technology with Multithreshold Voltage CMOS. IEEE J. of Solid State Circuits, New York, v.30, n.8, p. 847- 854, Aug. 1995.