From Sizing over Design Centering and Pareto Optimization to Tolerance Pareto Optimization of Electronic Circuits

Helmut Gräb

Abstract This paper presents an overview of sizing tasks in electronic circuit design and their corresponding formulations as optimization problems. We will start with the general multi-objective sizing problem. Then, the inclusion of statistically distributed parameters and of range-valued parameters into the scalar problems of yield optimization and design centering will be described. Finally, a problem formulation for considering these parameter tolerances by multi-objective Pareto optimization will be presented.

1 Parameters, Performances, Simulation

This paper deals with optimization of electronic circuits which are modeled with continuous signals in time and value, and which are usually nonlinear. Circuits of this type are usually described with nonlinear differential algebraic equations and often called analog circuits. Analog circuits are analyzed based on numerical integration with one of the many successors of the SPICE simulator [\[4\]](#page-3-0). Modern simulators are capable of handling mixed-signal circuits with digital parts, and of handling circuits which are described not only with transistor netlists, but with hardware description languages like VHDL-AMS or Verilog-AMS. It is worth noticing that not only analog and mixed-signal circuits and systems, but digital components as well may be described in this way. Hence, simulation-based design not only refers to analog design but to a general analog design view on any type of system. It is also worth noticing that numerical simulation provides the most significant way to abstract the analog design view from the physical level to the

H. Gräb (\boxtimes)

Institute for Electronic Design Automation, Technische Universität München, Arcisstr. 21, 80333 Munich, Germany e-mail: <graeb@tum.de>

B. Michielsen and J.-R. Poirier (eds.), *Scientific Computing in Electrical Engineering SCEE 2010*, Mathematics in Industry 16, DOI 10.1007/978-3-642-22453-9__4, © Springer-Verlag Berlin Heidelberg 2012

formal level of a performance function that maps the modeled circuit parameters $\mathbf{x} \in \mathbb{R}^{n_x}$ (simulator input) on the modeled circuit performance features $\mathbf{f} \in \mathbb{R}^{n_f}$ (simulator output, e.g., Gain bandwidth, delay):

$$
\mathbf{x} \mapsto \mathbf{f} \tag{1}
$$

Simulation of electronic circuits may take CPU times from seconds to minutes or hours. The cost for simulation is therefore by far dominating all other computational steps of an optimization process. This requires specific customized optimization approaches for electronic design.

We distinguish the following three types of parameters:

- Design parameters (e.g., transistor widths) $\mathbf{x}_d \in \mathbb{R}^{n_{xd}}$
- Statistical parameters (e.g., threshold voltage, oxide thickness) $\mathbf{x}_{s} \in \mathbb{R}^{n_{xs}}$
- Range parameters (e.g., supply voltage, temperature) $\mathbf{x}_r \in \mathbb{R}^{n_{xr}}$

2 Parameter Tolerances, Performance Specifications

Statistical parameters reflect the manufacturing variations which are transformed into a Gaussian distribution.

Range parameters reflect the circuit operating conditions. They are intervalbounded by upper bounds:

$$
x_{r,i} \le x_{r,U,i}, \, i = 1, \dots, 2n_{xr} \tag{2}
$$

Lower bounds are transformed into upper bounds, $x \ge x_L \to -x \le -x_L$, no bound refers to $x, u \to \infty$ refers to $x_{rU} \rightarrow \infty$.

The explicit performance specifications are given as bounds in the same way:

$$
f_i \le f_{U,i}, i = 1, \dots, 2n_f \tag{3}
$$

On the other hand, there are implicit specifications, which refer to conditions on the transistor channel geometries and transistor operating voltages. These implicit specifications define the constraint region of design parameters X :

$$
X = \{ \mathbf{x}_d \mid \mathbf{c}(\mathbf{x}_d) \ge \mathbf{0} \}
$$
 (4)

They can be computed for each circuit, e.g., by [\[2](#page-3-1)].

3 Sizing Tasks

Figure [1](#page-2-0) shows the basic sizing tasks. While nominal design aims at finding design parameter values for optimum performance without considering parameter tolerances, tolerance design does include the tolerance ranges of operational parameters and the distribution of statistical parameters [\[1](#page-3-2)].

Fig. 2 Nominal design and worst-case optimization

4 Nominal Design

Circuit design inherently is a multiobjective optimization problem:

$$
\min_{\mathbf{x}_d \in X} \left[\begin{array}{c} \vdots \\ f_i(\mathbf{x}_d) \\ \vdots \end{array} \right] \rightarrow \mathbf{x}_d^*, \ f_i^* = f_i(\mathbf{x}_d^*), \ i = 1, \dots, n_f \tag{5}
$$

An optimal design will always represent a certain trade-off between the competing design objectives. Nominal design therefore is either approached by a scalar objective function or by Pareto optimization, as shown in Fig. [2.](#page-2-1) If Pareto optimization is solved using deterministic methods, then the basic task consists in defining a set of search trajectories for scalar optimization problems, which in turn are solved with nonlinear programming methods like Sequential Quadratic Programming. At the bottom of this task chain, simulation is called frequently, which makes optimization cost between minutes, hours or even days.

Table 1 Nominal design of operational amplifier

4.1 Example

For a simple operational amplifier depicted in Fig. [3,](#page-3-3) Table [1](#page-3-3) shows typical results of a nominal design, in this case obtained with a commercial tool [\[3\]](#page-3-4). The circuit has 14 design parameters and five performances given in the first column of Table [1.](#page-3-3) The CPU time for one simulation is in the range of seconds, the CPU time for the optimization is in the range of minutes.

Column two gives the considered performance features and specifications, column three typical initial values of nominal design. The last two columns give the results of two different optimization runs with different weights among the performance features. We can see that in both cases the specs are fulfilled. While design 1 has a larger safety margin with respect to the transit frequency, design 2 has a larger safety margin with respect to the phase margin. The final decision on the design depends on the application and other aspects like manufacturing variability.

References

- 1. Graeb, H.: Analog Design Centering and Sizing. Springer, Berlin (2007)
- 2. Massier, T., Graeb, H., Schlichtmann, U.: The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis. IEEE Trans. Computer-Aided Des. Integr. Circ. Sys. **27**(12), 2209–2222 (2008)
- 3. MunEDA: WiCkeD (2009). Www.muneda.com
- 4. Nagel, L.: SPICE2: A computer program to simulate semiconductor circuits. Ph.D. Dissertation, University of California, Berkeley (1975)