

# Extensible Proof-Producing Compilation

Magnus O. Myreen<sup>1</sup>, Konrad Slind<sup>2</sup>, and Michael J.C. Gordon<sup>1</sup>

<sup>1</sup> Computer Laboratory, University of Cambridge, Cambridge, UK

<sup>2</sup> School of Computing, University of Utah, Salt Lake City, USA

**Abstract.** This paper presents a compiler which produces machine code from functions defined in the logic of a theorem prover, and at the same time proves that the generated code executes the source functions. Unlike previously published work on proof-producing compilation from a theorem prover, our compiler provides broad support for user-defined extensions, targets multiple carefully modelled commercial machine languages, and does not require termination proofs for input functions. As a case study, the compiler is used to construct verified interpreters for a small LISP-like language. The compiler has been implemented in the HOL4 theorem prover.

## 1 Introduction

Compilers pose a problem for program verification: if a high-level program is proved correct, then the compiler's transformation must be trusted in order for the proof to carry over to a guarantee about the generated executable code. In practice there is also another problem: most source languages (C, Java, Haskell etc.) do not have a formal semantics, and it is therefore hard to formally state and verify properties of programs written in these languages.

This paper explores an approach to compilation aimed at supporting program verification. We describe a compiler which takes as input functions expressed in the logic of a theorem prover, compiles the functions to machine code (ARM, x86 or PowerPC) and also proves that the generated code executes the supplied functions. For example, given function  $f$  as input

$$f(r_1) = \text{if } r_1 < 10 \text{ then } r_1 \text{ else let } r_1 = r_1 - 10 \text{ in } f(r_1)$$

the compiler can generate ARM machine code

```
E351000A      L:  cmp r1,#10
2241100A      subcs r1,r1,#10
2AFFFFF0      bcs L
```

and automatically prove a theorem which certifies that the generated code executes  $f$ . The following theorem states, if register one (`r1`) initially holds value  $r_1$ , then the code will leave register one holding value  $f(r_1)$ . The theorem is expressed as a machine-code Hoare triple [17] where the separating conjunction `*` can informally be read as 'and'.

$$\{r1 \ r_1 \ * \ pc \ p \ * \ s\} \ p : E351000A, 2241100A, 2AFFFFF0 \ \{r1 \ f(r_1) \ * \ pc \ (p+12) \ * \ s\}$$

The fact that  $f$  is expressed as a function in the native language of a theorem prover means that it has a precise semantics and that one can prove properties about  $f$ , e.g. one can prove that  $f(x) = x \bmod 10$  (here `mod` is modulus over unsigned machine words). Properties proved for  $f$  carry over to guarantees about the generated machine code via the certificate proved by the compiler. For example, one can rewrite the theorem from above to state that the ARM code calculates  $r_1 \bmod 10$ :

$$\{r1\ r_1 * pc\ p * s\} \quad p : \text{E351000A, 2241100A, 2AFFFFFC} \quad \{r1\ (r_1 \bmod 10) * pc\ (p+12) * s\}$$

Proof-producing compilation from a theorem prover has been explored before by many, as will be discussed in Section 6. The contributions that distinguish the work presented here are that the compiler:

1. targets multiple, carefully modelled, commercial machine languages (namely ARM, PowerPC and x86, as modelled by Fox [7], Leroy [11] and Sarkar [6]);
2. does not require the user to prove termination of the input functions (a restriction posed by the theorem prover in similar work by Li et al. [12,13,14]);
3. can, without any added complexity to the certification proof, handle a range of optimising transformations (Section 4); and
4. supports significant user-defined extensions to its input language (Section 3.1); extensions which made it possible to compile interpreters for a small LISP-like language as a case study (Section 5).

The compiler<sup>1</sup> uses a functional input, which is meant to either be extended directly by the user, as discussed in Section 3.1, or used as a back-end in compilers with more general input languages, e.g. [8,13,14].

This paper builds on the authors' work on *post hoc* verification of realistically modelled machine code [16,17,18], and certifying compilation [8,12,13,14].

## 2 Core Functionality

The compiler presented in this paper accepts tail-recursive functions as input, functions defined as recursive equations ' $f(\dots) = \dots$ ' in a format described in Section 2.1. As output the compiler produces machine code together with a correctness certificate, a theorem which states that the generated machine code executes the function given as input.

The overall compilation algorithm can be broken down into three stages:

- 1. code generation:** generates, without proof, machine code from input  $f$ ;
- 2. decompilation:** derives, via proof, a function  $f'$  describing the machine code;
- 3. certification:** proves  $f = f'$ .

The remaining subsections describe the input language and code generation that make proving  $f = f'$  feasible, as well as the mechanism by which  $f'$  is derived. Section 3 describes extensions to the core algorithm.

---

<sup>1</sup> The HOL4 source is at <http://hol.sf.net/> under `HOL/examples/machine-code`.

## 2.1 Input Language

The compiler's input language consists of let-expressions, if-statements and tail-recursion. The language restricts variable names to correspond to names of registers or stack locations.

The following grammar describes the input language. Let  $r$  range over register names,  $r_0, r_1, r_2$ , etc., and  $s$  over stack locations,  $s_1, s_2, s_3$  etc.,  $m$  over memory modelling functions (mappings from aligned 32-bit machine words to 32-bit machine words),  $f$  over function names,  $g$  over names of already compiled functions, and  $i_5, i_7, i_8$  and  $i_{32}$  over unsigned words of size 5-, 7-, 8- and 32-bits, respectively. Bit-operators  $\&, ??, !!, \ll, \gg$  are and, xor, or, left-shift, right-shift. Operators suffixed with  $'.$  are signed-versions of those without the suffix.

$$\text{input} ::= f(v, v, \dots, v) = rhs$$

$$\begin{aligned} rhs ::= & \text{let } r = exp \text{ in } rhs \\ & | \text{let } s = r \text{ in } rhs \\ & | \text{let } m = m[\text{address} \mapsto r] \text{ in } rhs \\ & | \text{let } (v, v, \dots, v) = g(v, v, \dots, v) \text{ in } rhs \\ & | \text{if } guard \text{ then } rhs \text{ else } rhs \\ & | f(v, v, \dots, v) \\ & | (v, v, \dots, v) \end{aligned}$$

$$exp ::= x \mid \neg x \mid s \mid i_{32} \mid x \text{ binop } x \mid m \text{ address} \mid x \ll i_5 \mid x \gg i_5 \mid x \gg. i_5$$

$$\text{binop} ::= + \mid - \mid \times \mid \text{div} \mid \& \mid ?? \mid !!$$

$$\text{cmp} ::= < \mid \leq \mid > \mid \geq \mid <. \mid \leq. \mid >. \mid \geq. \mid =$$

$$\text{guard} ::= \neg \text{guard} \mid \text{guard} \wedge \text{guard} \mid \text{guard} \vee \text{guard} \mid x \text{ cmp } x \mid x \& x = 0$$

$$\text{address} ::= r \mid r + i_7 \mid r - i_7$$

$$x ::= r \mid i_8$$

$$v ::= r \mid s \mid m$$

This input language was designed to be machine independent; programs constructed from this grammar can be compiled to any of the target languages: ARM, x86 and PowerPC. However the input language differs for each target in the number of registers available ( $r_0 \dots r_{12}$  for ARM,  $r_0 \dots r_6$  for x86 and  $r_0 \dots r_{31}$  for PowerPC) and some detailed restrictions on the use of  $\times$  and  $\text{div}$ .

## 2.2 Code Generation

The input language was designed to mimic the operations of machine instructions in order to ease code generation. Each let-expression usually produces a single instruction, e.g.

let $r_3 = r_3 + r_2$ in	generates ARM code	add r3,r3,r2
let $r_3 = r_3 + r_2$ in	generates x86 code	add ebx,edx
let $r_3 = r_3 + r_2$ in	generates PowerPC code	add 3,3,2

In some cases one let-expression is split into a few instructions, e.g.

```
let r3 = r0 - r2 in  generates x86 code  mov ebx,eax
                                                           sub ebx,edx

let r3 = 5000 in    generates ARM code  mov r3,#19
                                                           mov r3,r3,ls1 8
                                                           add r3,r3,#136
```

The code generator was programmed to use a few assembly tricks, e.g. on x86 certain instances of addition, which would normally require two instructions (`mov` followed by `add`), can be implemented as a single load-effective-address `lea`:

```
let r3 = r0 + r2 in  generates x86 code  lea ebx,[eax+edx]
```

A combination of compare and branch are used to implement if-statements, e.g.

```
if r3 = 45 then ... else ...  generates ARM code  cmp r3,#45
                                                           bne L1
```

Function returns and function calls generate branch instructions.

The compiler generates a list of assembly instructions, which is translated into machine code using off-the-shelf assemblers: Netwide Assembler `nasm` [1] for x86 and the GNU Assembler `gas` [2] for ARM and PowerPC. Note that these tools do not need to be trusted. If incorrect code is generated then the certification phase, which is to prove the correctness certificate, will fail.

### 2.3 Proving Correctness Theorem

The theorem certifying the correctness of the generated machine code is proved by first deriving a function  $f'$  describing the effect of the generated code, and then proving that  $f'$  is equal to the original function to be compiled. Function  $f'$  is derived using proof-producing *decompilation* [18]. This section will illustrate how decompilation is used for compilation and then explain decompilation.

**Example.** Given function  $f$ , which traverses  $r_0$  steps down a linked-list in  $m$ ,

$$f(r_0, r_1, m) =$$

```
if r0 = 0 then (r0, r1, m) else
  let r1 = m(r1) in
  let r0 = r0 - 1 in
  f(r0, r1, m)
```

Code generation produces the following x86 code.

```
0: 85C0          L1: test eax, eax
2: 7405          jz L2
4: 8B09          mov ecx,[ecx]
6: 48           dec eax
7: EBF7          jmp L1
L2:
```

Proof-producing decompilation is applied to the generated machine code. The decompiler takes machine code as input and produces a function  $f'$  as output,

$$\begin{aligned} f'(eax, ecx, m) = & \\ & \text{if } eax \ \& \ ecx = 0 \ \text{then } (eax, ecx, m) \ \text{else} \\ & \quad \text{let } ecx = m(ecx) \ \text{in} \\ & \quad \text{let } eax = eax - 1 \ \text{in} \\ & \quad f'(eax, ecx, m) \end{aligned}$$

together with a theorem (expressed as a machine-code Hoare triple [17,18]) which states that  $f'$  accurately records the update executed by the machine code. The decompiler derives  $f'$  via proof with respect to a detailed processor model written by Sarkar [6]. Here `eip` asserts the value of the program counter.

$$\begin{aligned} f'_{pre}(eax, ecx, m) \Rightarrow & \\ \{ (eax, ecx, m) \ \text{is } (eax, ecx, m) * \text{eip } p * s \} & \\ p : 85C074058B0948EBF7 & \\ \{ (eax, ecx, m) \ \text{is } f'(eax, ecx, m) * \text{eip } (p+9) * s \} & \end{aligned}$$

The decompiler also automatically defines  $f'_{pre}$ , which is a boolean-valued function that keeps track of necessary conditions for the Hoare triple to be valid as well as side-conditions that are needed to avoid raising hardware exceptions. In this case,  $ecx$  is required to be part of the memory segment modelled by function  $m$  and the underlying model requires  $ecx$  to be word-aligned ( $ecx \ \& \ 3 = 0$ ), whenever  $eax \ \& \ ecx \neq 0$ .

$$\begin{aligned} f'_{pre}(eax, ecx, m) = & \\ \text{if } eax \ \& \ ecx = 0 \ \text{then } true \ \text{else} & \\ f'_{pre}(eax-1, m(ecx), m) \ \wedge \ ecx \in \text{domain } m \ \wedge \ (ecx \ \& \ 3 = 0) & \end{aligned}$$

Next the compiler proves  $f = f'$ . Both  $f$  and  $f'$  are recursive functions; thus proving  $f = f'$  would normally require an induction. The compiler can avoid an induction since both  $f$  and  $f'$  are defined as instances of `tailrec`:

$$\text{tailrec } x = \text{if } (G \ x) \ \text{then } \text{tailrec } (F \ x) \ \text{else } (D \ x)$$

The compiler proves  $f = f'$  by showing that the components of the `tailrec` instantiation are equal, i.e. for  $f$  and  $f'$ , as given above, the compiler only needs to prove the following. ( $f'_{pre}$  is not needed for these proofs.)

$$\begin{aligned} G : \quad & (\lambda(r_0, r_1, m). r_0 \neq 0) = (\lambda(eax, ecx, m). \text{eax} \ \& \ \text{ecx} \neq 0) \\ D : \quad & (\lambda(r_0, r_1, m). (r_0, r_1, m)) = (\lambda(eax, ecx, m). (eax, ecx, m)) \\ F : \quad & (\lambda(r_0, r_1, m). (r_0-1, m(r_1), m)) = (\lambda(eax, ecx, m). (eax-1, m(ecx), m)) \end{aligned}$$

The code generation phase is programmed in such a way that the above component proofs will always be proved by an expansion of `let`-expressions followed by rewriting with a handful of verified rewrite rules that undo assembly tricks, e.g.  $\forall w. w \ \& \ w = w$ .

The precondition  $f'_{pre}$  is not translated, instead  $f_{pre}$  is defined to be  $f'_{pre}$ . The compiler proves the certificate of correctness by rewriting the output from the decompiler using theorems  $f' = f$  and  $f'_{pre} = f_{pre}$ . The example results in:

$$\begin{aligned} & f_{pre}(eax, ecx, m) \Rightarrow \\ & \{ (eax, ecx, m) \text{ is } (eax, ecx, m) * \text{eip } p * s \} \\ & p : 85C074058B0948EBF7 \\ & \{ (eax, ecx, m) \text{ is } f(eax, ecx, m) * \text{eip } (p+9) * s \} \end{aligned}$$

**Decompilation.** The proof-producing decompilation, which was used above, is explained in detail in [18]. However, a brief outline will be given here.

Decompilation starts by composing together Hoare triples for machine instructions to produce Hoare triples describing one pass through the code. For the above x86 code, successive compositions collapse Hoare triples of the individual instructions into two triples, one for the case when the conditional branch is taken and one for the case when it is not.

$$\begin{aligned} & eax \& \; eax = 0 \Rightarrow \\ & \{ (eax, ecx, m) \text{ is } (eax, ecx, m) * \text{eip } p * s \} \\ & p : 85C074058B0948EBF7 \\ & \{ (eax, ecx, m) \text{ is } (eax, ecx, m) * \text{eip } (p+9) * s \} \\ \\ & eax \& \; eax \neq 0 \wedge ecx \in \text{domain } m \wedge (ecx \& \; 3 = 0) \Rightarrow \\ & \{ (eax, ecx, m) \text{ is } (eax, ecx, m) * \text{eip } p * s \} \\ & p : 85C074058B0948EBF7 \\ & \{ (eax, ecx, m) \text{ is } (eax-1, m(ecx), m) * \text{eip } p * s \} \end{aligned}$$

Using these one-pass theorems, the decompiler instantiates the following loop rule to produce function  $f'$  and the certificate theorem. If  $F$  describes a looping pass, and  $D$  is a pass that exits the loop, then  $\text{tailrec } x$  is the result of the loop:

$$\begin{aligned} \forall \text{res } \text{res}' \; c. \quad & (\forall x. P \; x \wedge G \; x \Rightarrow \{ \text{res } x \} c \{ \text{res } (F \; x) \}) \wedge \\ & (\forall x. P \; x \wedge \neg(G \; x) \Rightarrow \{ \text{res } x \} c \{ \text{res}' (D \; x) \}) \Rightarrow \\ & (\forall x. \text{pre } x \Rightarrow \{ \text{res } x \} c \{ \text{res}' (\text{tailrec } x) \}) \end{aligned}$$

Here  $\text{pre}$  is the recursive function which records the side-conditions that need to be met (e.g. in this case  $P$  is used to record that  $ecx$  needs to be aligned).

$$\text{pre } x = P \; x \wedge (G \; x \Rightarrow \text{pre } (F \; x))$$

For the above one-pass Hoare triples to fit the loop rule, the decompiler instantiates  $G$ ,  $F$ ,  $D$ ,  $P$ ,  $\text{res}$  and  $\text{res}'$  as follows:

$$\begin{aligned} G &= \lambda(eax, ecx, m). (eax \& \; eax \neq 0) \\ F &= \lambda(eax, ecx, m). (eax-1, m(ecx), m) \\ D &= \lambda(eax, ecx, m). (eax, ecx, m) \\ P &= \lambda(eax, ecx, m). (eax \& \; eax \neq 0) \Rightarrow ecx \in \text{domain } m \wedge (ecx \& \; 3 = 0) \\ \text{res} &= \lambda(eax, ecx, m). (eax, ecx, m) \text{ is } (eax, ecx, m) * \text{eip } p * s \\ \text{res}' &= \lambda(eax, ecx, m). (eax, ecx, m) \text{ is } (eax, ecx, m) * \text{eip } (p+9) * s \end{aligned}$$

### 3 Extensions, Stacks and Subroutines

The examples above illustrated the algorithm of the compiler based on simple examples involving only registers and direct memory accesses. This section describes how the compiler supports user-defined extensions, stack operations and subroutine calls.

#### 3.1 User-Defined Extensions

The compiler has a restrictive input language. User-defined extensions to this input language are thus vital in order to be able to make use of the features specific to each target language.

User-defined extensions to the input language are made possible by the proof method which derives a function  $f'$  describing the effect of the generated code: function  $f'$  is constructed by composing together Hoare triples describing parts of the generated code. By default, automatically derived Hoare triples for each individual machine instruction are used. However, the user can instead supply the proof method with alternative Hoare triples in order to build on previously proved theorems.

An example will illustrate how this observation works in practice. Given the following Hoare triple (proved in Section 1) which shows that ARM code has been shown to implement “ $r_1$  is assigned  $r_1 \bmod 10$ ”,

$$\{r1\ r_1 * pc\ p * s\} \quad p : \text{E351000A, 2241100A, 2AFFFFFC} \quad \{r1\ (r_1 \bmod 10) * pc\ (p+12) * s\}$$

the code generator expands its input language for ARM with the following line:

$$rhs ::= \text{let } r_1 = r_1 \bmod 10 \text{ in } rhs$$

Now when a function  $f$  is to be compiled which uses this feature,

$$f(r_1, r_2, r_3) = \text{let } r_1 = r_1 + r_2 \text{ in} \\ \quad \text{let } r_1 = r_1 + r_3 \text{ in} \\ \quad \text{let } r_1 = r_1 \bmod 10 \text{ in} \\ \quad r_1$$

the code generator implements “ $\text{let } r_1 = r_1 \bmod 10 \text{ in}$ ” using the machine code (underlined below) found inside the Hoare triple. The other instructions are E0811002 for `add r1,r1,r2` and E0811003 for `add r1,r1,r3`.

E0811002 E0811003 E351000A 2241100A 2AFFFFFC

The compiler would now normally derive  $f'$  by composing Hoare triples for the individual machine instructions, but in this case the compiler considers the underlined code as a ‘single instruction’ whose effect is described by the supplied Hoare triple. It composes the following Hoare triples, in order to derive a Hoare triple for the entire code.

$$\{r1\ r_1 * r2\ r_2 * pc\ p\} \quad p : \text{E0811002} \quad \{r1\ (r_1+r_2) * r2\ r_2 * pc\ (p+4)\}$$

$$\{r1\ r_1 * r3\ r_3 * pc\ p\} \quad p : E0811003 \quad \{r1\ (r_1+r_3) * r3\ r_3 * pc\ (p+4)\}$$

$$\{r1\ r_1 * pc\ p * s\} \quad p : E351000A, 2241100A, 2AFFFFFC \quad \{r1\ (r_1 \bmod 10) * pc\ (p+12) * s\}$$

The resulting  $f'$  is trivially equal to  $f$  and thus the resulting Hoare triple states that the generated code actually executes  $f$ .

$$\{r1\ r_1 * r2\ r_2 * r3\ r_3 * pc\ p * s\}$$

$$p : E0811002, E0811003, E351000A, 2241100A, 2AFFFFFC$$

$$\{r1\ f(r_1, r_2, r_3) * r2\ r_2 * r3\ r_3 * pc\ (p+20) * s\}$$

It is important to note that the Hoare triples supplied to the compiler need not concern registers or memory locations, instead more abstract Hoare triples can be supplied. For example, in Section 5, the compiler is given Hoare triples that show how basic operations over LISP s-expressions can be performed. The LISP operation `car` is implemented by ARM instruction `E5933000`. Here s-expressions are defined as a data-type with type-constructors `Dot` (pairs), `Num` (numbers) and `Sym` (symbols). Details are given in Section 5.

$$(\exists x\ y. v_1 = \text{Dot } x\ y) \Rightarrow$$

$$\{ \text{lisp } (a, l)\ (v_1, v_2, v_3, v_4, v_5, v_6) * pc\ p \}$$

$$p : E5933000$$

$$\{ \text{lisp } (a, l)\ (\text{car } v_1, v_2, v_3, v_4, v_5, v_6) * pc\ (p + 4) \}$$

The above specification extends the ARM code generator to handle assignments of `car`  $v_1$  to s-expression variable  $v_1$ .

$$rhs ::= \text{let } v_1 = \text{car } v_1 \text{ in } rhs$$

### 3.2 Stack Usage

The stack can be used by assignments to and from variables  $s_0, s_1, s_2$  etc., e.g. the following let-expressions correspond to machine code which loads register 1 from stack location 3 (three down from top of stack), adds 78 to register 1 and then stores the result in stack location 2.

$$f(r_1, s_2, s_3) = \text{let } r_1 = s_3 \text{ in}$$

$$\quad \text{let } r_1 = r_1 + 78 \text{ in}$$

$$\quad \text{let } s_2 = r_1 \text{ in}$$

$$\quad (r_1, s_2, s_3)$$

Internally stack accesses are implemented by supplying the decompiler with specifications which specify stack locations using M-assertions (defined formally in [17], informally  $M\ x\ y$  asserts that memory location  $x$  holds value  $y$ ), e.g. the following is the specification used for reading the value of stack location 3 into register 1. Register 13 is the stack pointer.

$$\{r1\ r_1 * r13\ sp * M(sp+12)\ s_3 * pc\ p\}$$

$$p : E59D100C$$

$$\{r1\ s_3 * r13\ sp * M(sp+12)\ s_3 * pc\ (p+4)\}$$

The postcondition for the certification theorem proved for the above function  $f$ :

$$\{ (r1, M(sp+8), M(sp+12)) \text{ is } f(r_1, s_2, s_3) * r13\ sp * pc\ (p+12) \}$$

### 3.3 Subroutines and Procedures

Subroutines can be in-lined or called as procedures. Each compilation adds a new let-expression into the input languages of the compiler. The added let-expressions describe the compiled code, i.e. they allow subsequent compilations to use the previously compiled code. For example, when the following function (which uses  $f$  from above) is compiled, the code for  $f$  will be in-lined as in Section 3.1.

$$g(r_1, r_2, s_2, s_3) = \text{let } (r_1, s_2, s_3) = f(r_1, s_2, s_3) \text{ in} \\ \text{let } s_2 = r_1 \text{ in} \\ (r_1, r_2, s_2, s_3)$$

Note that for simplicity, function calls must match the variable names used when compiling the called function was compiled, e.g. a function compiled as ' $k(r_1) = \dots$ ' cannot be called as 'let  $r_2 = k(r_2)$  in' since the input is passed to code implementing  $k$  in register 1 not in register 2.

If the compiler had been asked to compile  $f$  as a procedure, then the numbering of stack variables needs to be shifted for calls to  $f$ . Compiling  $f$  as a procedure sandwiches the code for  $f$  between a push and pop instruction that keep track of the procedure's return address. When  $f$  accesses stack locations 2 and 3 (counting in pop-order), these are for caller  $g$  locations 1 and 2.

$$g(r_1, r_2, s_1, s_2) = \text{let } (r_1, s_1, s_2) = f(r_1, s_1, s_2) \text{ in} \\ \text{let } s_2 = r_1 \text{ in} \\ (r_1, r_2, s_1, s_2)$$

## 4 Optimising Transformations

Given a function  $f$ , the compiler generates code, which it decompiles to produce function  $f'$  describing the behaviour of the generated code. The code generation phase can perform any optimisations as long as the certification phase can eventually prove  $f = f'$ . In particular, certain instructions can be reordered or removed, and the code's control flow can use special features of the target language.

### 4.1 Instruction Reordering

Instruction reordering is a standard optimisation applied in order to avoid unnecessary pipeline stalls. The compiler presented here supports instruction reordering as is illustrated by the following example. Given a function  $f$  which stores  $r_1$  into stack location  $s_5$ , then loads  $r_2$  from stack location  $s_6$ , and finally adds  $r_1$  and  $r_2$ .

$$f(r_1, r_2, s_5, s_6) = \text{let } s_5 = r_1 \text{ in} \\ \text{let } r_2 = s_6 \text{ in} \\ \text{let } r_1 = r_1 + r_2 \text{ in} \\ (r_1, r_2, s_5, s_6)$$

The code corresponding directly to  $f$  might cause a pipeline stall as the result of the load instruction (`let r2 = s6 in`) may not be available on time for the add instruction (`let r1 = r1 + r2 in`). It is therefore beneficial to schedule the load instructions as early as possible; the generated code reduces the risk of a pipeline stall by placing the load instruction before the store instruction:

$$f'(r_1, r_2, s_5, s_6) = \text{let } r_2 = s_6 \text{ in} \\ \text{let } s_5 = r_1 \text{ in} \\ \text{let } r_1 = r_1 + r_2 \text{ in} \\ (r_1, r_2, s_5, s_6)$$

Valid reorderings of instructions are unnoticeable after expansion of let-expressions, thus the proof of  $f = f'$  does not need to be smarter to handle this optimisation.

## 4.2 Removal of Dead Code

Live-variable analysis can be applied to the code in order to remove unused or *dead code*. In the following definition of  $f$ , the first let-expression is unnecessary.

$$f(r_1, r_2, s_5, s_6) = \text{let } r_1 = s_5 \text{ in} \\ \text{let } r_2 = s_6 \text{ in} \\ \text{let } r_1 = r_2 + 8 \text{ in} \\ (r_1, r_2, s_5, s_6)$$

The generated code ignores the first let-expression and produces a function  $f'$  which is, after expansion of let-expressions, identical to  $f$ .

## 4.3 Conditional Execution

ARM machine code allows conditional execution of nearly all instructions in order to allow short forward jumps to be replaced by conditionally executed instructions (this reduces branch overhead). The compiler produces conditionally-executed instruction blocks where short forward jumps would otherwise have been generated. The functions decompiled from conditionally executed instructions are indistinguishable from those decompiled from code with normal jumps (as can be seen in the examples of Section 1 and 4.4).

x86 supports conditional assignment using the conditional-move instruction `cmov`. For x86, the compiler replaces jumps across register-register moves by conditional-move instructions.

## 4.4 Shared Tails

The compiler's input language supports if-statements that split control, but does not provide direct means for joining control-flow. For example, consider

```
(if r1 = 0 then r2 := 23 else r2 := 56); r1 := 4
```

which can be defined either directly as function  $f$  with ‘shared tails’

$$f(r_1, r_2) = \text{if } r_1 = 0 \text{ then let } r_2 = 23 \text{ in let } r_1 = 4 \text{ in } (r_1, r_2) \\ \text{else let } r_2 = 56 \text{ in let } r_1 = 4 \text{ in } (r_1, r_2)$$

or as function  $g$  with auxiliary function  $g_2$  compiled to be in-lined:

$$g(r_1, r_2) = \text{let } (r_1, r_2) = g_2(r_1, r_2) \text{ in let } r_1 = 4 \text{ in } (r_1, r_2) \\ g_2(r_1, r_2) = \text{if } r_1 = 0 \text{ then let } r_2 = 23 \text{ in } (r_1, r_2) \\ \text{else let } r_2 = 56 \text{ in } (r_1, r_2)$$

Generating code naively for  $f$  would result in two instructions for `let  $r_1 = 4$  in`, one for each branch. The compiler implements an optimisation which detects ‘shared tails’ so that the code for  $f$  will be identical to that produced for  $g$ . The compiler generates the following ARM code for function  $g$  (using conditional execution to avoid inserting short jumps).

```

0:  E3510000      cmp r1,#0
4:  03A02017      moveq r2,#23
8:  13A02038      movne r2,#56
12: E3A01004      mov r1,#4

```

## 5 Compilation Example: Verified LISP Interpreter

The following example shows how one can utilise extensions to the input language. A verified interpreter for a LISP-like language is constructed using compilation. Details of the following section will be published as a separate paper.

The LISP interpreter constructed here operates over a simple date-type of s-expressions: `Dot  $x$   $y$`  is a pair, `Num  $n$`  is a number  $n$ , and `Sym  $s$`  is a symbol  $s$ , in HOL4,  $s$  has type `string`. Basic operations are defined as follows:

$$\begin{aligned} \text{car } (\text{Dot } x \ y) &= x \\ \text{cdr } (\text{Dot } x \ y) &= y \\ \text{cons } x \ y &= \text{Dot } x \ y \\ \\ \text{plus } (\text{Num } m) \ (\text{Num } n) &= \text{Num } (m + n) \\ \text{minus } (\text{Num } m) \ (\text{Num } n) &= \text{Num } (m - n) \\ \\ \text{size } (\text{Num } w) &= 0 \\ \text{size } (\text{Sym } s) &= 0 \\ \text{size } (\text{Dot } x \ y) &= 1 + \text{size } x + \text{size } y \\ &\dots \end{aligned}$$

A new resource assertion `lisp` is defined which relates LISP objects to concrete memory representations: `lisp ( $a, l$ ) ( $v_1, v_2, v_3, v_4, v_5, v_6$ )` states that a heap is located at address  $a$ , has capacity  $l$ , and that s-expressions  $v_1, v_2, v_3, v_4, v_5, v_6$  are stored in this heap. The definition of `lisp` is omitted in this presentation.

Machine code for basic operations has been proved (in various ways using decompilation and compilation) to implement basic assertions, e.g. ARM code for storing `car`  $v_1$  into  $v_1$ :

$$\begin{aligned} & (\exists x y. v_1 = \text{Dot } x y) \Rightarrow \\ & \{ \text{lisp } (a, l) (v_1, v_2, v_3, v_4, v_5, v_6) * \text{pc } p \} \\ & \quad p : \text{E5933000} \\ & \{ \text{lisp } (a, l) ((\text{car } v_1), v_2, v_3, v_4, v_5, v_6) * \text{pc } (p + 4) \} \end{aligned}$$

A memory allocator with a built-in copying garbage collector (a Cheney garbage collector [4]) is used to implement creation of a new pair `Dot`  $v_1 v_2$ . The precondition of this operation requires the heap to have enough space to accommodate a new cons-cell.

$$\begin{aligned} & (\text{size } v_1 + \text{size } v_2 + \text{size } v_3 + \text{size } v_4 + \text{size } v_5 + \text{size } v_6) < l \Rightarrow \\ & \{ \text{lisp } (a, l) (v_1, v_2, v_3, v_4, v_5, v_6) * \text{s} * \text{pc } p \} \\ & \quad p : \dots \text{ the allocator code } \dots \\ & \{ \text{lisp } (a, l) ((\text{cons } v_1 v_2), v_2, v_3, v_4, v_5, v_6) * \text{s} * \text{pc } (p + 328) \} \end{aligned}$$

When the above specifications are supplied to the compiler it knows what machine code to generate for two new commands: one for calculating `car` of  $v_1$  and one for storing `cons`  $v_1 v_2$  into  $v_1$ :

$$\text{let } v_1 = \text{car } v_1 \text{ in} \qquad \text{let } v_1 = \text{cons } v_1 v_2 \text{ in}$$

Once the compilers language had been extended with sufficiently many such primitive operations, a LISP interpreter was compiled using our proof-producing compiler. The top-level specification function defining a simple LISP interpreter `lisp_eval` is listed in Figure 1. When `lisp_eval` is compiled, code is generated and a theorem is proved which state that this LISP interpreter is implemented by the generated machine code, in this case ARM code.

$$\begin{aligned} & \text{lisp\_eval\_pre}(v_1, v_2, v_3, v_4, v_5, v_6, l) \Rightarrow \\ & \{ \text{lisp } (a, l) (v_1, v_2, v_3, v_4, v_5, v_6) * \text{s} * \text{pc } p \} \\ & \quad p : \dots \text{ the generated code } \dots \\ & \{ \text{lisp } (a, l) (\text{lisp\_eval}(v_1, v_2, v_3, v_4, v_5, v_6, l)) * \text{s} * \text{pc } (p + 3012) \} \end{aligned}$$

Here `lisp_eval_pre` has collected the various side-conditions that need to be true for proper execution of the code.

## 6 Summary and Discussion of Related Work

This paper has described how an extensible proof-producing compiler can be implemented using decompilation into logic [18]. The implementation required only a light-weight certification phase (approximately 100 lines of ML code) to be programmed, but still proves functional equivalence between the source and target programs. In contrast to previous work [8,12,13,14], correctness proofs are here separated from code generation.

---



---

```

TASK_EVAL = Sym "nil"
TASK_CONT = Sym "t"

lisp_lookup (v1,v2,v3,v4,v5,v6) = ...
lisp_eval0 (v1,v2,v3,v4,v5,v6,l) = ...
lisp_eval1 (v1,v2,v3,v4,v5,v6,l) = ...

lisp_eval (v1,v2,v3,v4,v5,v6,l) =
  if v2 = TASK_EVAL then
    let v2 = TASK_CONT in
      if isSym v1 then (* exp is Sym *)
        let (v1,v2,v3,v4,v5,v6) = lisp_lookup (v1,v2,v3,v4,v5,v6) in
          lisp_eval (v1,v2,v3,v4,v5,v6,l)
      else if isDot v1 then (* exp is Dot *)
        let v2 = CAR v1 in
        let v1 = CDR v1 in
        let (v1,v2,v3,v4,v5,v6,l) = lisp_eval0 (v1,v2,v3,v4,v5,v6,l) in
          lisp_eval (v1,v2,v3,v4,v5,v6,l)
      else (* exp is Num *)
        lisp_eval (v1,v2,v3,v4,v5,v6,l)
  else (* if v2 = TASK_CONT then *)
    if v6 = Sym "nil" then (* evaluation complete *)
      (v1,v2,v3,v4,v5,v6)
    else (* something is still on the to-do list v6 *)
      let (v1,v2,v3,v4,v5,v6,l) = lisp_eval1 (v1,v2,v3,v4,v5,v6,l) in
        lisp_eval (v1,v2,v3,v4,v5,v6,l)

```

**Fig. 1.** The top-level definition of *lisp\_eval* in HOLA

---



---

For each run, the compiler generates code and then proves that the code is correct. This is an idea for which Pnueli et al. [20] coined the term *translation validation*. There are two basic approaches to translation validation: (1) code generation is instrumented to generate proofs, and (2) code generation proceeds as usual then the certification phase attempts to guess the proofs. Approach 1 is generally considered more feasible [21]. However, Necula [19] showed that approach 2 is feasible even for aggressively optimising compilers such as GNU gcc [2]. Necula built into his certification phase heuristics that attempt to guess which optimisations were performed. The compiler presented here also implements approach 2, but restricts the (initial) input language and the optimisations to such an extent that the certification phase does not need any guesswork.

An alternative to producing a proof for each run is to prove the compiler correct. A recent, particularly impressive, milestone in compiler verification was achieved by Leroy [11], who proved the correctness of an optimising compiler which takes a significant subset of C as input and produces PowerPC assembly code<sup>2</sup> as output. As part of this project Tristan and Leroy [22] verified multiple

---

<sup>2</sup> The work presented here builds on Leroy's specification of PowerPC assembly code.

translation validators. Other recent work is [10,15,11,3,5]. We chose not to verify our compiler/translation validator, since our compiler constructs all of its proofs in the HOL4 theorem prover. The trusted computing base (TCB) of our compiler is HOL4 and the specifications of the target machine languages. It seems that the user-defined extensions such as those in the LISP example would have been much harder to implement in a verified compiler, since verifying a compiler involves defining a deep embedding of the input language.

The VLISP project [9], which produced verified on-paper proofs for an implementation of a larger subset of LISP, is related to the example above of constructing a verified LISP interpreter. The fact that the proof presented here is mechanised and goes down to detailed models of commercial machine languages distinguishes this work from the VLISP project which stopped at the level of verified algorithms.

**Acknowledgements.** We thank Anthony Fox, Xavier Leroy and Susmit Sarkar for allowing us to use their processor models for this work. We also thank Thomas Tuerk, Aaron Coble and the anonymous reviewers for comments on earlier drafts. The first author is grateful for funding from EPSRC, UK.

## References

1. The Netwide Assembler, <http://www.nasm.us/>
2. The GNU Project. GCC, the GNU Compiler Collection, <http://gcc.gnu.org/>
3. Benton, N., Zarfaty, U.: Formalizing and verifying semantic type soundness of a simple compiler. In: Leuschel, M., Podelski, A. (eds.) Principles and Practice of Declarative Programming (PPDP), pp. 1–12. ACM, New York (2007)
4. Cheney, C.J.: A non-recursive list compacting algorithm. *Commun. ACM* 13(11), 677–678 (1970)
5. Chlipala, A.J.: A certified type-preserving compiler from lambda calculus to assembly language. In: Programming Language Design and Implementation (PLDI), pp. 54–65. ACM, New York (2007)
6. Crary, K., Sarkar, S.: Foundational certified code in a metalogical framework. Technical Report CMU-CS-03-108, Carnegie Mellon University (2003)
7. Fox, A.: Formal specification and verification of ARM6. In: Basin, D., Wolff, B. (eds.) TPHOLs 2003. LNCS, vol. 2758, pp. 25–40. Springer, Heidelberg (2003)
8. Gordon, M., Iyoda, J., Owens, S., Slind, K.: Automatic formal synthesis of hardware from higher order logic. *Electr. Notes Theor. Comput. Sci.* 145, 27–43 (2006)
9. Guttman, J., Ramsdell, J., Wand, M.: VLISP: A verified implementation of scheme. *Lisp and Symbolic Computation* 8(1/2), 5–32 (1995)
10. Klein, G., Nipkow, T.: A machine-checked model for a Java-like language, virtual machine, and compiler. *ACM Trans. Program. Lang. Syst.* 28(4), 619–695 (2006)
11. Leroy, X.: Formal certification of a compiler back-end, or: programming a compiler with a proof assistant. In: Principles of Programming Languages (POPL), pp. 42–54. ACM Press, New York (2006)
12. Li, G.-D., Owens, S., Slind, K.: Structure of a proof-producing compiler for a subset of higher order logic. In: De Nicola, R. (ed.) ESOP 2007. LNCS, vol. 4421, pp. 205–219. Springer, Heidelberg (2007)

13. Li, G.-D., Slind, K.: Compilation as rewriting in higher order logic. In: Pfenning, F. (ed.) CADE 2007. LNCS, vol. 4603, pp. 19–34. Springer, Heidelberg (2007)
14. Li, G., Slind, K.: Trusted source translation of a total function language. In: Ramakrishnan, C.R., Rehof, J. (eds.) TACAS 2008. LNCS, vol. 4963, pp. 471–485. Springer, Heidelberg (2008)
15. Meyer, T., Wolff, B.: Tactic-based optimized compilation of functional programs. In: Filliâtre, J.-C., Paulin-Mohring, C., Werner, B. (eds.) TYPES 2004. LNCS, vol. 3839, pp. 201–214. Springer, Heidelberg (2006)
16. Myreen, M.O., Fox, A.C.J., Gordon, M.J.C.: A Hoare logic for ARM machine code. In: Arbab, F., Sirjani, M. (eds.) FSEN 2007. LNCS, vol. 4767, pp. 272–286. Springer, Heidelberg (2007)
17. Myreen, M.O., Gordon, M.J.C.: A Hoare logic for realistically modelled machine code. In: Grumberg, O., Huth, M. (eds.) TACAS 2007. LNCS, vol. 4424, pp. 568–582. Springer, Heidelberg (2007)
18. Myreen, M.O., Slind, K., Gordon, M.J.C.: Machine-code verification for multiple architectures – An application of decompilation into logic. In: Formal Methods in Computer Aided Design (FMCAD). IEEE, Los Alamitos (2008)
19. Necula, G.C.: Translation validation for an optimizing compiler. In: Programming Language Design and Implementation (PLDI), pp. 83–94. ACM, New York (2000)
20. Pnueli, A., Siegel, M., Singerman, E.: Translation validation. In: Steffen, B. (ed.) TACAS 1998. LNCS, vol. 1384, pp. 151–166. Springer, Heidelberg (1998)
21. Rinard, M.C.: Credible compilation. In: Jähnichen, S. (ed.) CC 1999. LNCS, vol. 1575. Springer, Heidelberg (1999)
22. Tristan, J.-B., Leroy, X.: Formal verification of translation validators: a case study on instruction scheduling optimizations. In: Principles of Programming Languages (POPL), pp. 17–27. ACM, New York (2008)