# Space-Time Tradeoffs for Distributed Verification

Rafail Ostrovsky<sup>1</sup>, Mor Perry<sup>2</sup>, and Will Rosenbaum<sup>2(⊠)</sup>

Department of Computer Science and Department of Mathematics, University of California, Los Angeles, Los Angeles, CA, USA

Abstract. Verifying that a network configuration satisfies a given boolean predicate is a fundamental problem in distributed computing. Many variations of this problem have been studied, for example, in the context of proof labeling schemes (PLS), locally checkable proofs (LCP), and non-deterministic local decision (NLD). In all of these contexts, verification time is assumed to be constant. Korman et al. [16] presented a proof-labeling scheme for MST, with poly-logarithmic verification time, and logarithmic memory at each vertex.

In this paper we introduce the notion of a t-PLS, which allows the verification procedure to run for super-constant time. Our work analyzes the tradeoffs of t-PLS between time, label size, message length, and computation space. We construct a universal t-PLS and prove that it uses the same amount of total communication as a known one-round universal PLS, and t factor smaller labels. In addition, we provide a general technique to prove lower bounds for space-time tradeoffs of t-PLS. We use this technique to show an optimal tradeoff for testing that a network is acyclic (cycle free). Our optimal t-PLS for acyclicity uses label size and computation space  $O((\log n)/t)$ . We further describe a recursive  $O(\log^* n)$  space verifier for acyclicity which does not assume previous knowledge of the run-time t.

#### 1 Introduction

A fundamental problem in distributed computing is to determine if a network configuration satisfies some predicate. In the distributed setting, a network configuration is represented by an underlying graph, where each vertex represents a processor, edges represent communication links between processors, and each

<sup>&</sup>lt;sup>2</sup> School of Electrical Engineering, Tel Aviv University, Tel Aviv, Israel will.roenbaum@gmail.com

R. Ostrovsky—Research supported in part by NSF grant 1619348, DARPA, US-Israel BSF grant 2012366, OKAWA Foundation Research Award, IBM Faculty Research Award, Xerox Faculty Research Award, B. John Garrick Foundation Award, Teradata Research Award, and Lockheed-Martin Corporation Research Award. The views expressed are those of the authors and do not reflect position of the Department of Defense or the U.S. Government.

M. Perry—Partially supported by Apple Graduate Fellowship.

<sup>©</sup> Springer International Publishing AG 2017

S. Das and S. Tixeuil (Eds.): SIROCCO 2017, LNCS 10641, pp. 53-70, 2017.

vertex has a state. For example, the state of every vertex can be a color, and the predicate signifies that the coloring is proper, i.e., that every edge has its endpoints colored differently. Processors learn about the network by exchanging messages along the edges. Some properties are local by nature and easy to verify, yet many natural problems—for example, testing if the network contains cycles—cannot be tested in less than diameter time, even if message size and local computational power are unbounded.

In order to cope with strong time lower bounds, Korman et al. introduced in [17] a computational model, called *proof-labeling schemes* (PLS), where vertices are given auxiliary global information in the form of *labels*. This auxiliary information may allow vertices to verify that a property is satisfied more efficiently than could be achieved without the aid of labels. Specifically, a PLS consists of two components: a *prover* and a *verifier*. The prover is an oracle that assigns labels to vertices. The verifier is a distributed algorithm that runs on the labeled configuration and outputs TRUE or FALSE at each vertex as a function of its state, its label, and the labels it receives. A PLS is *complete* if for every legal configuration (satisfying the predicate), the prover can assign labels such that all vertices output TRUE. The PLS is *sound* if for every illegal configuration (which does not satisfy the predicate) for every labeling, some vertex outputs FALSE.

Schemes for verifying a predicate are useful in many applications. One such application is checking the output of a distributed algorithm [3,12]. For example, if a procedure is meant to output a spanning-tree of the network, it may be useful to periodically verify that the output does indeed not contain cycles. If the original procedure which finds the spanning-tree can additionally produce labels, verification may be achieved substantially faster than diameter time required without the aid of labels. A simple procedure for checking the legality of the current state is very useful in the construction of self stabilizing algorithms [1,2,7,16]. Other applications include estimating the complexity of logics required for distributed run-time verification [12], establishing a general distributed complexity theory [11], and proving lower bounds on the time required for distributed approximation [8]. Local verification was recently applied in the design and analysis of software defined networks (SDN) in [18].

Distributed verification has been formalized in various models to suit its myriad applications. These models include proof-labeling schemes (PLS) [17], locally checkable proofs (LCP) [13], and non-deterministic local decision (NLD) [11]. We refer the reader to [9] for a detailed comparison of these models. All three of these models are local in the sense that verification requires a constant number of rounds, independent of the size of the graph. PLS differs from LCP and NLD in that verification in (traditional) PLS occurs in a single communication round, while the LCP and NLD models allow verification in a fixed constant number of rounds. While a fast procedure is certainly a desirable feature in verification algorithms, it may be the case that other computational resources—space or communication—must also be considered. For example, in the case of PLS, deterministically verifying a sub-graph is acyclic requires labels of size  $\Omega(\log n)$ 

per vertex [17]. However, specifying a sub-graph only requires  $O(\Delta)$  space (the maximum degree of a vertex) per vertex. Thus, if we restrict attention to local verification algorithms, the space requirement to store labels may be unboundedly larger than the space required to specify the instance.

Korman et al. [16] presented a PLS for minimum spanning-tree with polylogarithmic verification time and logarithmic memory at each vertex. In the present work we also consider super-constant time verification and address tradeoffs between computational resources in distributed verification algorithms: label size, communication, computation space, and time. Specifically, we address the following questions: If verification algorithms are allowed to run in superconstant time, can labels be significantly shorter? What are the tradeoffs between label size and verification time? Can verification be achieved using (per processor) space which is linear in the label size? We focus on the acyclicity problem and prove that labels can indeed be shortened by a factor of t—the run-time of the algorithm—compared to constant-round verification. Moreover, computation space for each vertex can be made linear in the label size. Note that in this model it does not trivially hold that each message contains exactly one label, since in each round every vertex receives a (potentially different) label from each neighbor, and the scheme should specify the message to be sent in the following round. We show that in our schemes messages are small enough so that the total communication is the same as in one-round verification.

#### 1.1 Our Contributions

In this paper we consider proof-labeling schemes with super-constant verification time, and analyze tradeoffs between time, label size, message size, and computation space. Many of the results presented here were announced without proof in [5]. In Subsect. 3.1, we describe a universal scheme which can verify any property  $\mathcal{P}$ . Suppose  $G_s$ , with n vertices, m edges, and each state can be represented using s bits. Then for every  $t \in O(\operatorname{diam}(G_s))$ , our scheme verifies  $\mathcal{P}$  in t rounds using labels and messages of size  $O((ns + \min\{n^2, m \log n\})/t)$ . For t = 1 this is the known universal scheme [4,13,17]. When  $t \in \Omega(n)$ , we obtain labels and messages of size  $O(s + \min\{n, (m/n) \log n\})$ . Overall, labels are significantly smaller, and total communication is the same. Subsect. 3.2 proves a general lower bound technique for label size of t-round schemes.

In Sect. 4 we consider the problem determining if a graph is acyclic. Using the lower bound technique of Subsect. 3.2, we prove in Subsect. 4.1 that labels of size  $\Omega((\log n)/t)$  are required for the ACYCLIC problem. Subsect. 4.2 shows that this lower bound is tight. Our scheme for ACYCLIC additionally uses optimal space and messages of size  $O((\log n)/t)$ . In particular, by taking t to be a sufficiently large constant, our upper bound (along with the  $\Omega(\log n)$  lower bound for ACYCLIC in [17]) implies separation between the PLS and LCP models for acyclicity (see [9]). The verifier for ACYCLIC assumes that vertices are given some truthful information about the round number, for example, by being told when (a multiple of) t rounds have elapsed. We show that such information is necessary for any super-constant and sub-linear time distributed algorithm.

In Subsect. 4.3, we describe a recursive scheme for ACYCLIC which uses space  $O(\log^* n)$  and constant communication per vertex per round. The recursive verifier runs in time O(n) in the worst case, but there are always correct labels which will be accepted in time  $O(\log \operatorname{diam}(G))$ . We note that in order to break the logarithmic space barrier, our schemes in Subsects. 4.2 and 4.3 crucially do not rely upon unique identifiers for the vertices. Conversely, the lower bounds of Subsects. 3.2 and 4.1 hold for a stronger model where vertices have unique identifiers, and labels may depend on the unique identifiers.

#### 1.2 Related Work

Distributed verification has been studied extensively. It was studied and used in the design of self stabilizing algorithms, first in [1], where the notion of local detection was introduced, and recently in [16], where a super-constant time verification scheme was presented. Both papers use verification in the design of a self stabilizing algorithm for constructing a minimum spanning-tree. Verification has also received attention of its own. For example, [15] presented tight bounds for minimum spanning-tree verification. In [17], Korman et al. formalized the concept of local verification and introduced the notion of proof-labeling schemes. In their paper, verification is defined to use one communication round, and among other results they show a  $\Theta(\log n)$  bound on the complexity (label size and communication) for ACYCLIC. Recently, [4] suggested using randomization in order to break the lower bounds of deterministic schemes, and among other results they show a  $\Theta(\log \log n)$  bound on the communication complexity of acyclicity. In this paper, we show that if we use super-constant verification time, we can break the lower bound of space consumption (label size and computation space), while the total amount of communication is the same as in one deterministic verification round. Proof-labeling schemes with constant, greater than one, verification time was studied in [13], and with super-constant verification time was presented in [16]. In [10], the authors consider verification of acyclicity and related problems in various models for directed graphs.

The question of what properties can be verified using a constant verification time was studied in [11], and several complexity classes were presented, including LD—local decision—which includes all properties that can be decided using constant number of rounds and no additional information, and NLD—non-deterministic local decision—which includes all properties that can be decided in a constant number of rounds with additional information in the form of a certificate given to each vertex. While NLD and PLS are closely related, they differ in that NLD certificates are independent of vertex identifiers. Since PLS labels may depend on vertex identifiers, there is a PLS for every sequentially decidable properties are in NLD. Our lower bounds in Subsects. 3.2 and 4.1 allow labels to depend on unique vertex identifiers, so our arguments give identical lower bounds for certificate sizes in the weaker NLD model. Nonetheless, the schemes for ACYCLIC in Subsects. 4.2 and 4.3 do not require unique identifiers.

Awerbuch and Ostrovsky describe a  $\log^* n$ -space distributed acyclicity verifier in [2]. Our scheme described in Sect. 4.3 achieves the same space usage per node, but improves on the algorithm of [2] in several ways. The worst-case runtime of our acyclicity verifier is O(n), whereas that in [2] requires time  $O(n \log^2 n)$ . Further, in our scheme there are always correct labels which are accepted in time  $O(\log n)$ . This runtime nearly matches the  $\Omega((\log n)/\log^* n)$  time lower bound implied by Theorem 7. We leave it as an open question if it is possible to verify ACYCLIC using constant space and worst case runtime  $O(\log n)$ .

#### 2 Model and Definitions

#### 2.1 Computational Framework

A graph configuration  $G_s$  consists of an underlying graph G = (V, E), and a state assignment function  $\varphi : V \to S$ , where S is a state space. The state of a vertex includes all of its local information. It may include the vertex's identity (in an ID based configuration), the weight of its adjacent edges (in a weighted configuration), or the result of an algorithm executed on the graph, for example, its color according to a coloring algorithm.

In a proof-labeling scheme, an oracle assigns labels  $\ell:V\to L$ . Verification is performed by a distributed algorithm on the labeled configuration in synchronous rounds. In each round every vertex receives messages from all of its neighbors, performs local computation, and sends a message to all of its neighbors. At the beginning of each round, a vertex scans its messages in a streaming fashion, and the *computational space* is the maximum space required by a vertex in its local computation. Each vertex may send different messages to different neighbors in a round. When a vertex halts, it outputs TRUE or FALSE. If the vertex labels contain unique identifiers, then we require that an algorithm has the same output for all legal assignments of unique IDs.

### 2.2 Proof-Labeling Schemes and t-PLS

We start with a short description of proof-labeling schemes (PLS) as introduced in [17]. Given a family  $\mathcal{F}$  of configurations, and a boolean predicate  $\mathcal{P}$  over  $\mathcal{F}$ , a PLS for  $(\mathcal{F}, \mathcal{P})$  is a mechanism for deciding  $\mathcal{P}(G_s)$  for every  $G_s \in \mathcal{F}$ . A PLS consists of two components: a **prover**  $\mathbf{p}$ , and a **verifier**  $\mathbf{v}$ . The prover is an oracle which, given any configuration  $G_s \in \mathcal{F}$ , assigns a bit string  $\ell(v)$  to every vertex v, called the **label** of v. The verifier is a distributed algorithm running concurrently at every vertex. The verifier  $\mathbf{v}$  at each vertex outputs a boolean. If the outputs are TRUE at all vertices,  $\mathbf{v}$  is said to **accept** the configuration, and otherwise (i.e.,  $\mathbf{v}$  outputs FALSE in at least one vertex)  $\mathbf{v}$  is said to **reject** the configuration. For correctness, a proof-labeling scheme  $(\mathbf{p}, \mathbf{v})$  for  $(\mathcal{F}, \mathcal{P})$  must be (1) **complete** and (2) **sound**. Formally, for every  $G_s \in \mathcal{F}$ , we say  $(\mathbf{p}, \mathbf{v})$  is

1. **complete** if whenever  $\mathcal{P}(G_s) = \text{TRUE}$  then, using the labels assigned by  $\mathbf{p}$ , the verifier  $\mathbf{v}$  accepts  $G_s$ , and

2. **sound** if whenever  $\mathcal{P}(G_s) = \text{FALSE}$  then, for every label assignment, the verifier  $\mathbf{v}$  rejects  $G_s$ .

The *verification complexity* of a proof-labeling scheme  $(\mathbf{p}, \mathbf{v})$ , according to [17], is the maximal label size—the maximal length of a label assigned by the prover  $\mathbf{p}$  on a legal configuration (satisfying  $\mathcal{P}$ ). A PLS is defined to use one verification round, in which neighbors exchange labels. In this case, label size and message size are the same.

In this paper we consider proof-labeling schemes with more than one verification round, in particular it can use super-constant time, and hence we define the **message size** of the scheme  $(\mathbf{p}, \mathbf{v})$  to be the largest message a vertex sends during the execution of  $\mathbf{v}$  on a legal configuration with the labels assigned by  $\mathbf{p}$ . We denote a proof-labeling scheme with t-round verification by t-PLS.

## 3 General Space-Time Tradeoff Results

In this section we give general results for label size reduction and message size in a t-PLS. The idea is to take a 1-PLS, and break it into smaller **shares** where vertices are assigned only a single share of the original label. We refer to this technique as **label sharing**. In particular, we present a universal scheme and provide a tool for obtaining lower bounds. We first observe that if there exists a PLS for  $(\mathcal{F}, \mathcal{P})$  with label size  $\kappa$  (and hence, message size  $\kappa$ ), then there exists a t-PLS for  $(\mathcal{F}, \mathcal{P})$  with label size  $\kappa$  and message size  $\kappa/t$ . Indeed, vertices can communicate their  $\kappa$ -bit label in t different shares of size  $\kappa/t$ , where the original label is simply the concatenation of the shares. In the universal scheme described below, the oracle assigns each vertex only a single share. Each vertex then reconstructs the original (1-PLS) labeling from the shares received from neighbors in t communication rounds.

#### 3.1 Universal t-PLS

A universal scheme is a scheme that verifies every sequentially decidable property. In this subsection we assume that every vertex has an identifier, and identifiers in the same configuration are pairwise distinct. We give an upper bound on the label and message size of a universal scheme that uses t communication rounds.

**Theorem 1.** Let  $\mathcal{F}$  be a family of configurations with states set S and diameter at least D, let  $\mathcal{F}$  be a boolean predicate over  $\mathcal{F}$  and suppose that every state in S can be represented using s bits. For every  $t \in \Omega(D)$  there exists a t-PLS for  $(\mathcal{F}, \mathcal{P})$  with label and message size  $O((ns + \min\{n^2, m \log n\})/t)$  where n is the number of vertices, and m is the number of edges in the graph.

In the proof of this theorem we use a known universal PLS [4,13,17]. Labels consist of the entire representation of the graph configuration. Nodes

then verify that they have the same representation, and that it is consistent with its local view. Finally, they verify individually that the label represents a legal configuration. Since every configuration can be represented using  $O(ns + \min\{n^2, m \log n\})$  bits—by listing the state of each vertex and an adjacency matrix or an edge list—this is the label (and message) size of this scheme.

The idea of the universal t-PLS is to disperse the configuration representation into shares such that each vertex can collect the purported graph configuration from its t-neighborhood. The details and the formal proof appear in the full version of this paper [6].

#### 3.2 Lower Bound Tool

We start with some definitions. Although we consider only networks represented by undirected graphs, we will define an orientation on an edge to indicate a specific ordering of its endpoints. We denote by H(e) the head of a directed edge e, and by T(e) the tail of e.

**Definition 2 (Edge Crossing).** Let G = (V, E) be a graph, and  $e_1, e_2 \in E$  be two directed edges. The edge crossing of  $e_1$  and  $e_2$  in G, denoted by  $C(e_1, e_2, G)$ , is the graph obtained from G by replacing  $e_1$  and  $e_2$ , by the edges  $(T(e_1), H(e_2))$  and  $(T(e_2), H(e_1))$ .

Edge crossings were used many times before, and were formalized as a tool for proving lower bounds of verification complexity in [4]. We now show how to use edge crossing in order to prove lower bounds for label size of t-PLS.

**Definition 3 (Edge** k -neighborhood). Let G = (V, E) be a graph, and  $e = (u, v) \in E$ . The k-neighborhood of e in G, denoted by  $N_k(e, G)$ , is the subgraph (V', E') of G satisfying

1.  $w \in V'$  if and only if  $w \in V$  and  $\min(\operatorname{dist}(w, u), \operatorname{dist}(w, v)) \leq k$ , and 2.  $e' \in E'$  if and only if  $e' \in E \cap (V' \times V')$ .

**Proposition 4.** Let  $(\mathbf{p}, \mathbf{v})$  be a deterministic t-PLS for  $(\mathcal{F}, \mathcal{P})$  with label size  $|\ell|$ . Suppose that there is a configuration  $G_s \in \mathcal{F}$  which satisfies  $\mathcal{P}$  and contains r directed edges  $e_1, \ldots, e_r$ , whose t-neighborhoods  $N_t(e_1, G_s), \ldots, N_t(e_r, G_s)$  are pairwise disjoint, contain q vertices each, and there exist r state preserving isomorphisms  $\sigma_i : V(N_t(e_1, G_s)) \to V(N_t(e_i, G_s))$  for  $i = 1, \ldots, r$  such that  $\sigma_i(H(e_1)) = H(e_i)$  and  $\sigma_i(T(e_1)) = T(e_i)$ . If  $|\ell| < (\log r)/q$ , then there exist i, j with  $1 \le i < j \le r$  such that every connected component of  $C(e_i, e_j, G_s)$  is accepted by  $(\mathbf{p}, \mathbf{v})$ .

Proof. Let  $(\mathbf{p}, \mathbf{v})$  and  $G_s$  be as described above, and assume that  $|\ell| < (\log r)/q$ . Consider a collection  $\{\sigma_i : V(N_t(e_1, G_s)) \to V(N_t(e_i, G_s)), i = 1, \ldots, r\}$  of r state preserving isomorphisms, such that  $\sigma_i(H(e_1)) = H(e_i)$  and  $\sigma_i(T(e_1)) = T(e_i)$ . Order the vertices of  $N_t(e_1, G_s)$  arbitrarily. For every i, consider the concatenation of labels given by  $\mathbf{p}$  to the vertices of  $N_t(e_i, G_s)$ , in the order induced

by the ordering of  $N_t(e_1, G_s)$  and  $\sigma_i$ . Denote this concatenated string  $L_i$ . By label size assumption, it holds that  $|L_i| < \log r$  for every i, and thus there are less than r different options for  $L_i$ . Therefore, by the pigeonhole principle, there are  $i \neq j$  such that  $L_i = L_j$ . Denote  $C(e_i, e_j, G_s)$  by  $G'_s$ , and consider the labels provided by  $\mathbf{p}$  to  $G_s$ . For every vertex  $v \notin N_t(e_i, G_s) \cup N_t(e_j, G_s)$ , its t-neighborhood is the same in  $G_s$  and in  $G'_s$ .  $N_t(e_i, G_s)$  and  $N_t(e_j, G_s)$  are disjoint, isomorphic, and have the same states and labels according to some isomorphism which maps  $H(e_i)$  to  $H(e_j)$  and  $T(e_i)$  to  $T(e_j)$ . Thus, for every vertex  $v \in N_t(e_i, G_s) \cup N_t(e_j, G_s)$ , its t-neighborhood in  $G_s$  is the same as in  $G'_s$ . Since the output of the verifier  $\mathbf{v}$  at each vertex in  $G_s$  is only a function of the states and labels at its t-neighborhood, if the output of  $\mathbf{v}$  in  $G_s$  is trule at all vertices, then the output of  $\mathbf{v}$  in every connected component of  $G'_s$  must be TRUE, and the proposition follows.

The following theorem, which is a consequence of Proposition 4, is the tool we use to prove lower bounds of label size in a *t*-PLS.

**Theorem 5.** Let  $\mathcal{F}$  be a family of configurations, and let  $\mathcal{P}$  be a boolean predicate over  $\mathcal{F}$ . Suppose that there is a configuration  $G_s \in \mathcal{F}$  which satisfies

- 1.  $\mathcal{P}(G_s) = \text{TRUE}$ ,
- 2.  $G_s$  contains r directed edges  $e_1, \ldots, e_r$ , whose t-neighborhoods  $N_t(e_1, G_s), \ldots, N_t(e_r, G_s)$  are pairwise disjoint, contain q vertices each, and there exist r state preserving isomorphisms  $\{\sigma_i : V(N_t(e_1, G_s)) \to V(N_t(e_i, G_s)), i = 1, \ldots, r\}$  such that  $\sigma_i(H(e_1)) = H(e_i)$  and  $\sigma_i(T(e_1)) = T(e_i)$ , and
- 3. for every  $i \neq j$ , there exists a connected component  $H_s$  of  $C(e_i, e_j, G_s)$  such that  $\mathcal{P}(H_s) = \text{FALSE}$ .

Then the label size of any t-PLS for  $(\mathcal{F}, \mathcal{P})$  is  $\Omega((\log r)/q)$ .

## 4 Acyclicity

In this section we focus on the acyclicity property, and give tight t-PLS lower and upper bounds. The lower bounds of Subsect. 4.1 hold in the computational model where vertices have unique identifiers, and the labels are allowed to depend on the ID of a vertex. The upper bounds presented in Subsects. 4.2 and 4.3 still apply in a weaker computational model where vertices do not have unique IDs.

**Definition 6 (Acyclicity).** Let  $\mathcal{F}$  be the family of all connected graphs. Given a graph configuration  $G_s \in \mathcal{F}$ , ACYCLIC $(G_s) = \text{TRUE}$  if and only if the underlying graph G is cycle free.

#### 4.1 Lower Bound for ACYCLIC

**Theorem 7.** Every scheme which verifies ACYCLIC in t communication rounds requires labels of size  $\Omega\left((\log n)/t\right)$ .

Proof. We will show a configuration as described in Theorem 5, with  $r = \Omega\left(n/t\right)$  and q = O(t), to derive the stated lower bound on label size of any scheme that verifies ACYCLIC. Let  $G_s$  be the n-vertex path  $v_0 - v_1 - \cdots - v_{n-1}$  where all states are the empty string. Obviously ACYCLIC $(G_s) = \text{TRUE}$ . Let  $r = \lfloor n/(2t+2) \rfloor - 1$ , and consider the set  $\{e_i = (v_{(2t+2)i}, v_{(2t+2)i+1}) \mid 1 \le i \le r\}$  of r directed edges. Each  $N_t(e_i, G_s)$  contains exactly 2t + 2 vertices, and thus q = 2t + 2. Every pair of t-neighborhoods  $N_t(e_i, G_s)$  and  $N_t(e_j, G_s)$ , for  $i \ne j$ , is disjoint since the distance between  $e_i$  and  $e_j$  is at least 2t + 1. For every i < j,  $C(e_i, e_j, G_s)$  contains exactly two connected components. One of them is the cycle  $H_s = v_{qi+1} - v_{qi+2} - \cdots - v_{qj} - v_{qi+1}$  where all its edges are marked. By definition,  $\mathcal{P}(H_s) = \text{FALSE}$ . Hence, the conditions of Theorem 5 are satisfied, and the lower bound follows.

#### 4.2 Upper Bound for ACYLCLIC

In this section, we describe a t-PLS for ACYCLIC which matches the lower bound presented in Theorem 7.

**Theorem 8.** Suppose G = (V, E) is a graph with diameter D. For every  $t \le \min \{ \log n, D \}$ , there exists an O(t)-PLS for ACYCLIC with label and messages of size  $O((\log n)/t)$ . Further, the verifier  $\mathbf{v}$  uses space of size  $O((\log n)/t)$ .

Remark 9. In this subsection, we assume that each vertex has access to some means of deciding (correctly) when t communication rounds have elapsed. This can be achieved either by allowing each vertex a log t bit counter, or by giving each vertex access to an oracle which alarms when (an integer multiple of) t rounds have elapsed. We discuss the necessity of this assumption in Subsect. 4.3.

The following scheme can be used to verify that the graph contains no cycles using labels of size  $O(\log n)$  in a single round. The label of a vertex v consists of an integer d(v) which encodes the distance from v to a root vertex (which has d(v) = 0). Vertices verify the correctness of the labels in a single communication round. If v satisfies d(v) = 0 (i.e., v is a root), then it accepts the label if all of its neighbors w satisfy d(w) = 1. If v satisfies  $d(v) \neq 0$  then v verifies that v has exactly one neighbor u with d(u) = d(v) - 1 while all other neighbors w satisfy d(w) = b(v) + 1. This scheme is used, for example, in [2,3,14]. The correctness of the scheme is a consequence of the following definition and lemma.

**Definition 10.** Suppose G = (V, E) is a graph and  $L = \{0, 1, \ldots, s-1\}$  with  $s \geq 3$ . We call function  $\ell : V \to L$  an s-cyclic labeling of G if for every  $v \in V$ , v has at most one neighbor P(v)—the parent of v—such that  $\ell(P(v)) \equiv \ell(v) - 1$  mod s, while the v's other neighbors w satisfy  $\ell(w) \equiv \ell(v) + 1 \mod s$ .

**Remark 11.** An s-cyclic labeling induces an orientation on G where an edge (u,v) is oriented such that u = P(v). That is, each edge is oriented away from the parent.




Fig. 1. Acyclicity labels for a graph consisting of a path rooted at its left endpoint. We have given the nodes identifiers  $0, 1, \ldots$  from left to right, although the labeling need not include the id of the vertices. For this configuration, the orientation labels a(v) simply count the distance from v to the root (with id 0) modulo 3. The nodes with ids 45 6, and 47 form a single block, whose head (45) and tail (47) are indicated by the corresponding block labels. The color of this block is 1 because it is the 15th block from the root (45/3 = 15), and  $15 \equiv 1 \mod 2$ . Finally, the concatenation of the distance labels in this block is d(47)d(46)d(45) = 101101, which encodes the distance of the block's head to the root (45) in binary.

**Lemma 12.** Suppose G = (V, E) is a connected graph and  $\ell$  an s-cyclic labeling. Then either G is acyclic or G contains a unique cycle of length k, where s divides k. Further, if G contains a cycle, C, then C is an oriented cycle in the orientation induced by  $\ell$ , and all oriented paths in G are oriented away from vertices in C.

Proof. Suppose  $C=(v_0,v_1,\ldots,v_{k-1})$  is a cycle in G. In the orientation described in Remark 11, every vertex has in-degree at most 1. Let  $\deg_{in}(v_i)$  denote the in-degree of  $v_i$  in C and similarly  $\deg_{out}(v_i)$  is  $v_i$ 's out-degree in C. Then  $\deg_{in}(v_i) - \deg_{out}(v_i) \leq 0$  for all  $v_i$ . However, we must have  $\sum_i \deg_{in}(v_i) - \deg_{out}(v_i) = 0$ , implying that in fact  $\deg_{in} v_i = \deg_{out}(v_i) = 1$  for all i. Thus, C is an oriented cycle. As a consequence, for all i, either  $\ell(v_i) \equiv \ell(v_{i+1}) + 1 \mod s$  or  $\ell(v_i) \equiv \ell(v_{i+1}) - 1 \mod s$ . In the former case, we have  $\ell(v_{k-1}) - \ell(v_0) \equiv k \equiv 0 \mod s$ , implying that s divides k. In the latter case,  $\ell(v_{k-1}) - \ell(v_0) \equiv -k \equiv 0 \mod s$ , and the desired result holds.

Since every vertex  $v_i \in C$  has in-degree 1 in C, all edges that leave C must be oriented away from vertices in C. Similarly, any path  $w_0, w_1, \ldots, w_j$  with  $w_0 \in C$  and  $w_i \notin C$  for  $i \geq 1$  must be oriented away from C. Thus no such path may lead to another cycle C', nor could another cycle C' share a path with C. Thus since G is connected C must the unique cycle.

To achieve labels of length  $O((\log n)/t)$  for ACYCLIC, we simulate the "distance-to-root" scheme described above. The idea is to break the  $O(\log n)$ -bit labels indicating the distance to the root into shares of size  $O((\log n)/t)$ . Unlike the universal scheme described in Subsect. 3.1, vertices do not reconstruct the  $(\log n)$ -bit distance-to-root labels directly, but check the labeling is correct distributively. Thus the verifier  $\mathbf{v}$  only uses space linear in the label size.

Formally, for a vertex v, an **acyclicity label** consists of:

– an *orientation label*  $a(v) \in \{0,1,2\}$  which defines an orientation on edges away from the root of the tree,

- a **block label**  $b(v) \in \{\text{HEAD}, \text{MID}, \text{TAIL}\}$  which indicates v's position within a block,
- a **block color**  $c(v) \in \{0,1\}$ , and
- a **distance label**  $d(v) \in \{0,1\}^{(\log n)/t}$  which encodes a share of a distance to the root.

See Fig. 1 for an example of correctly formed labels. It is clear that an acyclicity label can be recorded in  $O((\log n)/t)$  bits. The semantics of acyclicity labels are described below.

**Correct orientation labels.** The orientation labels a(v) are correct if every  $v \in V$  has at most one neighbor P(v)—the **parent** of v—such that  $a(P(v)) \equiv a(v) - 1 \mod 3$ . The remaining neighbors w of v—v's **children**—satisfy  $a(w) \equiv a(v) + 1 \mod 3$ . If  $P(v) = \emptyset$ , we call v a **root**. Correct orientation labels induce an orientation on G where the oriented edges (v, w) satisfy  $a(w) \equiv a(v) + 1 \mod 3$ . Thus, edges are oriented away from roots (if any).

Correct block labels. Block labels must be assigned in the following manner

- 1. b(v) = HEAD if and only if either  $P(v) = \emptyset$  or b(P(v)) = TAIL
- 2. b(v) = TAIL if and only if there exists an oriented path of length t,  $v_0, v_1, \ldots, v_{t-1} = v$  such that  $b(v_0) = \text{HEAD}$ . We refer to such a path as a **block**.
- 3. In all other cases, b(v) = MID.
- 4. For every v, there exists an oriented path  $w_0, w_1, \ldots, w_{k-1} = v$  of length k < t such that  $b(w_0) = \text{HEAD}$ .

**Definition 13.** Let  $B = (v_0, v_1, \ldots, v_{t-1})$  be a block. We define the **value** of B, denoted D(B), to be the integer whose binary expansion is the concatenation  $d(v_{t-1})d(v_{t-2})\cdots d(v_0)$ . That is,  $v_0$  holds the least significant bits of D(B), while  $v_{t-1}$  holds the most significant bits. If  $B' = (w_0, w_1, \ldots, w_{t-1})$  is another block, we say that B is the **parent** of B' and B' is a **child** of B if  $P(w_0) = v_{t-1}$ . If there exists i such that  $v_i = w_i$ , we say that B and B' **overlap**.

Correct block coloring. The block coloring c is correct if

- 1. for every block B and  $v, w \in B$  we have c(v) = c(w), and
- 2. for every blocks B, B' such that B is the parent of B', and  $v \in B, w \in B'$ , we have  $c(v) \neq c(w)$ .

Correct distance labels. The distance labels d are correct if

- 1. for every block,  $B = (v_0, v_1, \dots, v_{t-1}), D(B) = 0$  if and only if  $v_0$  is a root, and
- 2. for every pair of blocks B and B' with B the parent of B', we have D(B') = D(B) + t.

**Definition 14 (Correct acyclicity labeling).** Suppose  $\ell$  is a family of acyclicity labels for a graph G=(V,E). We say that the family  $\ell$  is **correct** if a, b, c, and d are correct orientation labels, correct block labels, correct block colorings, and correct distance labels as described above.

**Remark 15.** If blocks  $B = (v_0, ..., v_{t-1})$  and  $B' = (w_0, ..., w_{t-1})$  overlap, then we must have  $w_0 = v_0$  and D(B) = D(B'). The first equality holds because each vertex  $v_i$  has at most one parent, so if  $w_i = v_i$  we must have  $w_j = v_j$  for  $0 \le j \le i$ . The second equation holds because either B and B' contain a root, in which case D(B) = D(B') = 0, or there is a B'' which is the parent of both B and B'. In the latter case, D(B) = D(B'') + t = D(B').

**Proposition 16.** Let G = (V, E) be a graph. Then G is acyclic if and only if it admits a correct labeling  $\ell$ .

*Proof.* If G is acyclic, then we can form labels  $\ell$  in the following way. Choose an arbitrary vertex u to be the root. For all v define  $d'(v) = \operatorname{dist}(v, u)$  (the length of the unique path from v to u), and take  $a(v) = d'(v) \mod 3$ . Define b(v) by b(v) = HEAD if  $d'(v) \equiv 0 \mod t$ , b(v) = TAIL if  $d'(v) \equiv -1 \mod t$ , and d(v) = MID otherwise. Finally, assign distance labels d(v) in such a way that in each block B with first element  $v_0$ ,  $D(B) = d'(v_0)$ . It is easy to verify that these labels  $\ell$  constructed in this way will satisfy all the provisions of Definition 14.

Conversely, suppose G admits a correct family of acyclicity labels. Suppose towards a contradiction that  $C=(w_0,w_1,\ldots,w_{k-1})$  is a cycle. Since the orientation labels a(v) are correct (hence form a 3-cyclic labeling), C must be an oriented cycle (as in the proof of Lemma 12). The final provision in the correctness of b and the fact that each vertex  $w_i$  has a unique parent guarantee some  $w_i$  must have  $b(w_i)=\text{HEAD}$ . Without loss of generality, assume that  $b(w_0)=\text{HEAD}$ , and let  $B_0$  be the block containing  $w_0$  and contained in C. Inductively define blocks  $B_1, B_2, \ldots \subseteq C$  such that  $B_{i+1}$  is a child of  $B_i$ . By the pigeonhole principle, we must have  $B_i=B_j$  for some i< j. However, the correctness of the distance labels implies that  $D(B_i)< D(B_{i+1})< \cdots < D(B_j)=D(B_i)$ , a contradiction.

In order to prove Theorem 8, by Proposition 16, it suffices to show there is a verifier  $\mathbf{v}$  for acyclicity labels which runs in time O(t) using messages and memory of size  $O((\log n)/t)$ . Verification of the correctness of the orientation labels a, block coloring c, and conditions 1 and 3 in the correctness of the block labels b can be accomplished in a single communication round with constant communication. Thus, we must verify conditions 2 and 4 in the correctness of the block labels as well as the correctness of distance labels.

After the initial sharing of labels with neighbors in the first round, the verification algorithm Verify (v, a, b, c, d) continues as follows (see Algorithm 1 for pseudo-code). For t-1 steps, each vertex relays the message from its parent to all of its children. At the end of t rounds, each vertex verifies that at some point, it received a message from a head vertex. If a vertex v received a message from a root vertex, it verifies that d(v) = 0. Otherwise, let b(w), c(w), and d(w) be labels received by v in the t-th round. Then v checks that b(w) = b(v),  $c(w) \neq c(v)$ . The block heads increment the distance labels d(w) t times, sending carry bits (if any) to their children. When children receive carry bits, they increment their d(w)'s accordingly, sending further carry bits to their children. After this incrementation procedure, vertex v verifies that the incremented d(w)'s satisfy d(v) = d(w).

## **Algorithm 1.** Verifies (v, a, b, c, d): Verifies correctness of acyclicity labels.

```
1: send a(v), b(v), and c(v) to all neigh-
                                                 18:
                                                           end if
    bors
                                                 19:
                                                        end if
 2: verify correctness of a and c, and con-
                                                 20:
                                                        send M to all children {if v is a leaf,
    ditions 1 and 3 in correctness of b
                                                        ignore}
                                                 21: end for
 3: HEAD\_CHECK \leftarrow false
 4: if b(v) = \text{TAIL then}
                                                 22: if M = \emptyset then
       IS\_ZERO \leftarrow true
                                                        assert: d(v) = 0 {head of v's block
 5:
                                                 23:
 6: end if
                                                        is root}
 7: for i = 1 to t-1 do
                                                 24: else
       M
                  (b(w),c(w),d(w)) or \varnothing
                                                 25:
                                                        for i = 1 to t do
       received from P(v)
                                                 26:
                                                           Increment (d(w), |d(w)|, 1)
 9:
       if b(w) = \text{HEAD then}
                                                 27:
                                                        end for
10:
          HEAD\_CHECK \leftarrow true
                                                 28:
                                                        assert: b(w) = b(v)
11:
       end if
                                                        assert: c(w) \neq c(v)
                                                 29:
12:
       if b(v) = TAIL then
                                                 30:
                                                        assert: d(w) = d(v)
13:
         if d(w) \neq 0 then
                                                 31:
                                                        if b(v) = \text{TAIL then}
14:
            IS\_ZERO \leftarrow FALSE
                                                 32:
                                                           assert: IS_ZERO = false
15:
         end if
                                                 33:
                                                        end if
16:
         if i = t - 1 then
                                                 34: end if
17:
            assert: b(w) = \text{HEAD}
                                                 35: assert: HEAD_CHECK = true
```

**Lemma 17.** Let  $\ell$  be a family of acyclicity labels on a graph G = (V, E). Then  $\ell$  is correct if and only if every vertex v accepts in Algorithm 1.

*Proof.* By induction, each vertex receives the message from its (unique) i-th ancestor in the i-th communication round. Therefore, every tail accepts at lines 16–18 if and only if every tail is at (oriented) distance t-1 from a head. Similarly, every vertex v is at (oriented) distance  $i_v < t$  from a head if and only if it accepts at line 35 (see lines 9–11). Thus, the block labels are correct if and only if every vertex accepts at lines 2, 17, and 35.

Note that  $b(w) = \emptyset$  if and only if the head of the block containing v is a root. Thus, every vertex accepts at line 23 if and only if all blocks B containing a root satisfy D(B) = 0. Conversely, if B does not contain a root, then by the assertion at line 32 (and the check at lines 13–15), then  $D(B) \neq 0$ . Thus the checks at lines 23 and 32 are satisfied if and only if condition 1 in the correctness of distance labels is satisfied.

Suppose block  $B = (w_0, \ldots, w_{t-1})$  is the parent of  $B' = (v_0, \ldots, v_{t-1})$ , then the distance label received by each  $v_i$  is  $d(w_i)$ . Thus, after incrementing the labels  $d(w_0)d(w_1)\cdots d(w_{t-1})$  t times, the incremented labels will have value D(B) + t. Therefore, all vertices in B' accept at line 31 if and only if D(B') = D(B) + t, if and only if condition 2 of correct distance labels is satisfied.

*Proof* (of Theorem 8). Lemma 17 implies that the VERIFY routine (Algorithm 1) is a correct verifier for acyclicity labels. Thus we must only argue that VERIFY

achieves the claimed time, space, and communication bounds. In each communication round, each vertex broadcasts a single label (in line 20) or a single bit (in Increment) to its neighbors. Thus, the communication in each round is  $O((\log D)/t)$  per edge. In each iteration of the algorithm, each vertex stores at most a constant number of labels, hence the memory usage is  $O((\log D)/t)$  as well. Finally, the overall run-time is 3t. The label sending procedure in lines 7–21 is accomplished in t rounds, while the incrementation procedure in lines 25–7 requires at most 2t rounds: t rounds where the head vertices increment, and another t to propagate carries. In particular, the run-time is O(t).

#### 4.3 Recursive Acyclicity Checking

The scheme described in Subsect. 4.2 gives asymptotically optimal label size for  $t \leq \log n$ . Further, the communication per round and local memory usage is linear in the label size. However, the scheme above crucially requires each vertex to be given a truthful representation of the parameter t. In the full version of this paper [6, Appendix A], we show that achieving a runtime  $t \in \omega(1) \cap o(n)$  requires that vertices are given some truthful information about t (or n).

In this subsection, we describe a verifier for ACYCLIC that only assumes that the space provided to each processor is  $O(\log^* n)$ . The tradeoff is that our algorithm runs in time which may be linear in n in the worst case.

**Theorem 18.** There exists a O(n)-PLS for ACYCLIC which uses labels and space of size  $O(\log^* n)$ . In each round, the communication per-edge is O(1).

**Remark 19.** While verification time in Theorem 18 is O(n) in the worst case, the actual time depends on the labels given to the vertices. In particular, for every acyclic graph G there exists a correct labeling which will be accepted in time  $O(\log D)$ . Thus there is a tradeoff between the time of the algorithm and the amount of truthful information about t given to the vertices.

The idea of the algorithm is to simulate the verifier Verifier (Algorithm 1) without the benefit of truthful information about t. As before, the labels designate blocks of length t. Within each block, the vertices store shares of the distance of that block to the root, where in this case, the shares consist of a single bit. Since t (the length of the block) is not known to the vertices in advance, they must first compute t. However, storing t requires t bits, so the computed value of t is stored in shares in sub-blocks of length t log t line order to verify the correctness of the sub-blocks, the vertices must count to t log t using t log t bits of memory. This value is again stored in shares in sub-sub-blocks of length t log t log t log t locks continues until the block length is constant. Thus t log\* t levels of recursion suffice.

Formally, in our recursive scheme, **recursive acyclicity labels** closely resemble those in Subsect. 4.2. For each vertex v and each level  $i = 1, 2, ..., k = \log^* n$ , we have an associated block label  $b_i(v)$  and block color  $c_i(v)$ . We refer to the labels associated to each i as a **level**, denoted  $L_i$ . The top level  $L_1$  additionally contains orientation labels, a(v) and distance labels d(v) for each vertex.

Each level i has an associated length, denoted by  $t_i$ . We emphasize that the  $t_i$  are not initially known to the vertices at the beginning of an execution. The semantics and correctness of the block labels  $b_i$  and block colors  $c_i$  are precisely the same as those described in Subsect. 4.2, where blocks at level i have length  $t_i$ . As before, the distance labels d(v) encode (a share of) the purported distance of the  $L_1$  block containing v to the root.

**Definition 20.** Suppose  $\ell$  is a family of recursive acyclicity labels for a graph G = (V, E). We say that a family  $\ell$  of recursive acyclicity labels is **correct** if the  $L_1$  labels are correct as in Definition 14, and for  $i \geq 2$  the block labels in  $b_i$  and block colors  $c_i$  are correct as in Definition 14 with  $t_i = |\log t_{i-1}|$ .

**Remark 21.** For simplicity of presentation, we assume that for all  $i \geq 2$  that  $t_i$  divides  $t_{i-1}$ . Thus, each block in  $L_{i-1}$  contains an integral number of sub-blocks. The general case can be obtained by allowing "overlap" of the last sub-block of B in level i with the first sub-block of B' in i where B is the parent block of B'.

Analogously to Proposition 16, we obtain the following result.

**Proposition 22.** Let G = (V, E) be a graph. Then G is acyclic if and only if it admits a correct family C of recursive acyclicity labels.

It is clear that recursive acyclicity labels are of length  $O(\log^* n)$ . Indeed, each of the labels in the  $\log^* n$  recursive levels has length O(1).

**Lemma 23.** Let G = (V, E) be a graph, and C a family of recursive acyclicity labels on G. Suppose that for some i, the labels in  $L_{i+1}$  are correct. Then there exists a verifier  $\mathbf{v}_i$  for the labels in  $L_i$  with run-time  $O(2^{t_{i+1}})$ , constant communication per round, and constant space.

#### **Algorithm 2.** RVERIFY $(i, L_i)$

```
1: verify a is correct
                                                  8: Count(trount<sub>i+1</sub>, 1, i)
2: verify properties 1 and 3 of correctness
                                                  9: Send(TCOUNT<sub>i+1</sub>, REC, i+1)
   of b_i correctness of c_i
                                                 10: assert: REC_{i+1} = TCOUNT_{i+1}
3: if i = \log^* n then
                                                 11: if i = 1 then
4:
      verify correctness of b_i and c_i
                                                 12:
                                                        Add(d(v), TCOUNT_2, DCOUNT, 1)
5:
      return
                                                 13:
                                                        SEND(DCOUNT, DCOUNT, 1)
6: end if
                                                 14:
                                                        assert: DCOUNT = d(v)
7: TCOUNT<sub>i+1</sub> \leftarrow 0
                                                 15: end if
```

We describe a verifier RVERIFY (Algorithm 2) for  $L_i$  assuming  $L_{i+1}$  is correct. Suppose B is a block in level i, and  $B_1, B_2, \ldots, B_s$  its sub-blocks for  $s = t_i/t_{i+1}$ , with  $B_j$  the parent of  $B_{j+1}$ . By assumption, the block labels for the  $B_j$  are correct. The head  $v_0$  of B verifies that it is also the head of  $B_1$ , and sends a token  $T_{\text{count}}$  to all of its children. The vertices in B bounce  $T_{\text{count}}$  to the tail, which then bounces  $T_{\text{count}}$  back up to  $v_0$ . Meanwhile, the vertices of each  $B_j$  hold shares of a counter  $\text{TCOUNT}_j$ , which computes  $t_i$  by incrementing itself until  $T_{\text{count}}$  returns to the head. If the counter  $\text{TCOUNT}_j$  ever exceeds  $2^{t_{i+1}}$  (i.e., if the bit held by the tail of  $B_j$  is ever incremented twice), then the vertices in  $B_j$  will halt and reject the label. It is clear that this step of the verification will always halt in time  $O(2^{t_{i+1}})$ . After counting, the blocks in  $L_{i+1}$  verify that they agree on  $\text{TCOUNT}_j$ . Further, tails of  $B_j$  verify that their share of TCOUNT is 1, implying that  $2^{t_{i-1}-1} < t_i \le 2^{t_{i-1}}$ .

There is a slight complication in the verification algorithm described above that arises when a block B terminates prematurely in a leaf (a vertex of degree 1) which is not a tail. In correct block labels, if  $v_0$  is the head of overlapping complete blocks (i.e., all have tails at distance  $t_i$  from the head) then  $v_0$  should receive  $T_{\rm count}$  from all of its children at the same time,  $2t_i$ . However, if some block containing  $v_0$  is incomplete (terminates prematurely with a leaf) then  $v_0$  may receive messages from its children in different rounds. To avoid this problem, leaves which are not labeled TAIL respond with a token  $T_{\rm leaf}$  to their parent upon receiving  $T_{\rm count}$ . The parent then knows not to expect a  $T_{\rm count}$  from this child. Similarly, if an internal vertex receives  $T_{\rm leaf}$  from all of its children (perhaps in different rounds), it sends  $T_{\rm leaf}$  to its parent. Then vertices check that they receive  $T_{\rm count}$  from all children at the same time, except those which have sent  $T_{\rm leaf}$  if a previous round.

Finally, if i=1, the vertices must additionally verify the correctness of the distance labels d(v). Suppose  $B=(v_0,\ldots,v_{t-1})$  and  $B'=(w_0,\ldots,w_{t-1})$  are blocks with B the parent of B'. The tail  $v_{t-1}$  sends  $b(v_{t-1}), c(v_{t-1}),$  and  $d(v_{t-1})$  to its children, and sends the token  $T_{\text{start}}$  to its parent,  $v_{t-2}$ . The vertices continue to echo any messages received from their parents to their children, and if a vertex v receives  $T_{\text{start}}$  from its children, it additionally sends b(v), c(v), and d(v) to its children. When  $w_{t-1}$  (the tail of B') receives  $d(v_{t-1})$ , it saves this value and sends  $T_{\text{stop}}$  to its parent. When a vertex w receives  $T_{\text{stop}}$ , it saves the value d(v) in the message it received from its parent such that  $c(v) \neq d(v)$ , and echos  $T_{\text{stop}}$  to its parent. After 2t rounds, the procedure terminates, and every  $w_i$  holds  $d(v_i)$ . In a further 3t rounds, B' distributively increments the  $d(v_i)$ , and verify that the incremented  $d(v_i)$  are equal to  $d(w_i)$ , thus ensuring the distance labels are correct.

Proof (of Lemma 23). We prove that RVERIFY( $i, L_i$ ) (Algorithm 2) is a verifier for  $L_i$  whenever  $L_{i+1}$  is a correct. As in the proof of Lemma 17, we focus on verifying properties 2 and 4 in the correctness of  $b_i$ . Properties 1 and 3 of the correctness of  $b_i$ , as well as the correctness of  $c_i$  can be trivially verified in a single communication round with constant communication. Let  $v_0$  be a root in  $L_i$ . By induction, every vertex at distance  $\tau$  from  $v_0$  receives  $T_{\text{count}}$  at time  $\tau$ . Thus, property 4 of the correctness of  $b_i$  is satisfied if and only if no vertex fails in a call to Count(Tcount\_{i+1}, 1, i), which occurs if and only if each  $2^{t_{i+1}-1} < \text{TCOUNT}_{i+1} \le 2^{t_{i+1}}$  (line 20 of Count ensures the first inequality, while the check in lines 11–13 of Increment ensure the second inequality). Property 2 in

the correctness of  $b_i$  holds if and only if all vertices accept the assertion at line 10 of RVERIFY $(i, L_i)$ .

The proof that d is correct when i=1 if and only if no vertex rejects in lines 11–15 in RVERIFY $(i,L_i)$  is analogous to the argument in Lemma 17. Finally, it is clear that the per-round communication is constant, as is the space requirement (assuming that only levels  $L_i$  and  $L_{i+1}$  are stored). As for the runtime, notice that COUNT(CTR, m, i) always terminates in time at most  $2^{mt_{i+1}}$  by the verification at lines 11–13 of INCREMENT. Further, if no vertex fails during the call to count COUNT, then ADD and SEND will similarly halt after  $2^{t_{i+1}} \leq t_i$  rounds.

Proof (of Theorem 18). By Proposition 22, it suffices to prove the existence of a verifier  $\mathbf{v}$  of recursive acyclicity labels with the claimed communication, space, and time. We induct on k-i (where  $k=\log^* n$ ) that the correctness of  $L_i$  can be verified in the desired run-time, using constant communication and space. When i=k, the correctness of labels is a local property (independent of the size of the network). Thus, each vertex v can verify the correctness of  $L_k$  by analyzing the state of  $L_k$  labels in N(v, O(1)), which can be accomplished in constant time, space, and communication. Now suppose the correctness of  $L_{i+1}$  can be verified in time O(t) using constant communication and space. By Lemma 23, RVERIFY $(i, L_i)$  (Algorithm 2) is a verifier for  $L_i$ . Further, RVERIFY $(i, L_i)$  runs in time  $O(t_i) \leq O(\log(t_1))$ , uses constant communication, and space. Theorem 18 the follows by running RVERIFY $(k, L_k)$ , followed by RVERIFY $(k-1, L_{k-1})$  and so on, up to RVERIFY $(1, L_1)$ . The run-time is  $O(t_k + t_{k-1} + \cdots + t_1) \leq O(t_1)$ .

Remark 24. We can modify the recursive scheme described here to use only finitely many levels of recursion, but with the tradeoff of using more memory per-vertex. In particular, if only the labels of  $L_1$  are given, but each vertex has access to a counter with log t bits of memory, we recover precisely the scheme of Subsect. 4.2 in the case where  $t = \Omega(\log n)$ . If we give labels in  $L_1$  and  $L_2$ , and each vertex has a counter with log log t bits of memory, then the scheme will still be correct. However, we get a greater degradation of run-time due to round-off errors in log log t. Specifically, if we have  $m-1 < \log \log t \le m$ , then we obtain

$$2^{2^{m-1}} < t \le \left(2^{2^{m-1}}\right)^2.$$

Thus, even if  $\log \log t$  is given truthfully as the size of the counter, the run-time of RVERIFY may be quadratic in t if the  $L_1$  labels are improperly formed. Finally, given labels  $L_1$ ,  $L_2$ , and  $L_3$ , and a counters of size  $\log^{(3)} t$ , the run-time may vary exponentially from  $\log n$ . Thus, our worst-case run-time is already only O(n). The fully recursive scheme thus achieves the same worst-case run-time with  $\log^* n$  memory per vertex.

#### References

- Afek, Y., Kutten, S., Yung, M.: The local detection paradigm and its application to self-stabilization. Theor. Comput. Sci. 186(1-2), 199-229 (1997)
- Awerbuch, B., Ostrovsky, R.: Memory-efficient and self-stabilizing network reset (extended abstract). In: Proceedings of 13th Annual ACM Symposium on Principles of Distributed Computing, PODC 1994, pp. 254–263. ACM, New York (1994)
- 3. Awerbuch, B., Patt-Shamir, B., Varghese, G.: Self-stabilization by local checking and correction. In: 32nd Symposium on Foundations of Computer Science (FOCS), pp. 268–277. IEEE (1991)
- Baruch, M., Fraigniaud, P., Patt-Shamir, B.: Randomized proof-labeling schemes. In: Proceedings of 2015 ACM Symposium on Principles of Distributed Computing, PODC, pp. 315–324 (2015)
- Baruch, M., Ostrovsky, R., Rosenbaum, W.: Brief announcement: space-time tradeoffs for distributed verification. In: Proceedings of 2016 ACM Symposium on Principles of Distributed Computing, PODC 2016, pp. 357–359. ACM, New York (2016)
- Baruch, M., Ostrovsky, R., Rosenbaum, W.: Space-time tradeoffs for distributed verification. CoRR, arXiv:1605.06814 (2016)
- Blin, L., Fraigniaud, P., Patt-Shamir, B.: On proof-labeling schemes versus silent self-stabilizing algorithms. In: Felber, P., Garg, V. (eds.) SSS 2014. LNCS, vol. 8756, pp. 18–32. Springer, Cham (2014). https://doi.org/10.1007/978-3-319-11764-5\_2
- 8. Das Sarma, A., Holzer, S., Kor, L., Korman, A., Nanongkai, D., Pandurangan, G., Peleg, D., Wattenhofer, R.: Distributed verification and hardness of distributed approximation. SIAM J. Comput. 41(5), 1235–1265 (2012)
- Feuilloley, L., Fraigniaud, P.: Survey of distributed decision. Bull. EATCS, 119 (2016)
- Foerster, K.-T., Luedi, T., Seidel, J., Wattenhofer, R.: Local checkability, no strings attached. In: Proceedings of 17th International Conference on Distributed Computing and Networking, ICDCN 2016, pp. 21:1–21:10. ACM, New York (2016)
- Fraigniaud, P., Korman, A., Peleg, D.: Towards a complexity theory for local distributed computing. J. ACM 60(5), 35 (2013)
- 12. Fraigniaud, P., Rajsbaum, S., Travers, C.: Locality and checkability in wait-free computing. Distrib. Comput. **26**(4), 223–242 (2013)
- Göös, M., Suomela, J.: Locally checkable proofs. In: 30th ACM Symposium on Principles of Distributed Computing (PODC), pp. 159–168 (2011)
- Itkis, G., Levin, L.: Fast and lean self-stabilizing asynchronous protocols. In: Proceedings of 35th Annual Symposium on Foundations of Computer Science, SFCS 1994, pp. 226–239. IEEE Computer Society, Washington, DC (1994)
- Korman, A., Kutten, S.: Distributed verification of minimum spanning trees. Distrib. Comput. 20, 253–266 (2007)
- Korman, A., Kutten, S., Masuzawa, T.: Fast and compact self stabilizing verification, computation, and fault detection of an MST. In: 30th Annual ACM Symposium on Principles of Distributed Computing (PODC), pp. 311–320 (2011)
- Korman, A., Kutten, S., Peleg, D.: Proof labeling schemes. Distrib. Comput. 22(4), 215–233 (2010)
- Schmid, S., Suomela, J.: Exploiting locality in distributed SDN control. In: Proceedings of 2nd ACM SIGCOMM Workshop on Hot Topics in Software Defined Networking, HotSDN 2013, pp. 121–126. ACM, New York (2013)