# **Chapter 12 Fluorine-Implanted Enhancement-Mode Transistors**

**Kevin J. Chen**

# **12.1 Introduction: Fluorine in III-Nitride Heterostructures: Robust** *V***th Control**

The fluorine plasma ion implantation approach was discovered when large positive shift in  $V_{th}$  was observed in AlGaN/GaN HEMTs as F ions were incorporated into the barrier layer by carbon tetrafluoride  $(CF_4)$  plasma treatment, whose major role is identified as providing F ions with enough energy to penetrate into the subsurface layer of III-nitride epitaxial layers grown along the [0001] direction [[1,](#page-19-0) [2](#page-19-0)]. The effectiveness of fluorine implantation technique in GaN and related compounds stems from the strong electronegativity of F element and the intrinsic III-nitride wurtzite crystal structure. In AlGaN/GaN heterostructures, because of the very tight lattice structure (with an in-plane lattice constant of a  $\sim$ 3.2 Å), the implanted F ions tend to be stabilized at the interstitial sites by the repulsive forces from the neigh‐ boring atoms (Al, Ga, or N). Since group-VII F has the strongest electronegativity among all the chemical elements, a single F ion at the interstitial site tends to capture a free electron and becomes a negative fixed charge. These negative fixed charges subsequently modulate the local potential and deplete the 2DEG in the channel, as shown in Fig. [12.1b](#page-1-0). The amount of the  $V_{th}$  shift can be robustly controlled by the implantation time, as shown in Fig. [12.2](#page-1-0). The fluorine plasma implantation technique also leads to the first demonstration of E-mode GaN-on-Si HEMTs [[3\]](#page-19-0).

The RF plasma power is another parameter that needs to be adjusted during process optimization. While this power needs to exceed a lower bound (in the range of  $\sim$ 100–250 W depending on the specific plasma systems used) to introduce

K.J. Chen  $(\mathbb{Z})$ 

Department of Electronic and Computer Engineering,

The Hong Kong University of Science and Technology,

Clear Water Bay, Kowloon, Hong Kong

e-mail: eekjchen@ust.hk

<sup>©</sup> Springer International Publishing Switzerland 2017

M. Meneghini et al. (eds.), *Power GaN Devices*,

Power Electronics and Power Systems, DOI 10.1007/978-3-319-43199-4\_12

<span id="page-1-0"></span>

**Fig. 12.1** Cross section and the conduction band profiles of standard **a** normally on and **b** normally off AlGaN/GaN HEMTs. The normally off HEMT features F− ions incorporated in the AlGaN barrier by plasma ion implantation



**Fig. 12.2** Transfer characteristics of AlGaN/GaN HEMTs with different fluorine plasma ion implantation times

significant  $V_{th}$  shift, it is preferred to keep this power as low as possible in order to minimize the plasma-induced lattice damages and the amount of F ions that can penetrate to the channel region. Annealing at 400 °C has been proven to be effective in removing majority of the plasma-induced damages. The nature of the ion implantation process, however, indicates that there is a small amount of F ions in the 2DEG channel, presenting themselves as impurities that could lead to slight mobility degradation. With process optimization, the 2DEG mobility degradation can be reduced to 10–20 %.



**Fig. 12.3** Top view of **a** Ga-faced (0001) GaN wurtzite crystal, and **b** (100) Si crystal. The same physical scale is used in (**a**) and (**b**). Even Si features larger lattice constant (5.43 Å), there is little opening along the incident direction

## **12.2 Physics Mechanism of Fluorine Implantation**

#### *12.2.1 Atomistic Modeling of F Plasma Ion Implantation*

To provide a theoretical framework for understanding the physical mechanisms and developing a modeling tool for process design and optimization, it is necessary to develop an approach capable of predicting the ion or dopant distribution profiles and the effects of the ion–solid interactions.

Despite the high atomic densities of GaN and related compound, low-energy  $(0.1–1.0 \text{ keV})$  F ions are able to penetrate to a shallow depth in AlGaN/GaN heterostructures, partially as a result of the narrow opening channels along the [0001] GaN, as shown in Fig. 12.3. A molecular dynamics (MD) simulation framework [\[4](#page-19-0)] was established to study the F plasma implantation into III-nitride material system, because the MD simulation takes into account the ion–lattice interactions on an atomistic scale and includes lattice structure information that is absent in other more traditional implantation simulation tools such as Stopping and Range of Ions in Matter (SRIM) which are based on Monte Carlo method. The MD simulation also provides time and space evolution of atomic coordinates, resembling a real-time observation of the F ion implantation process.

The substrate structure under study is a standard C-plane AlGaN/GaN HEMT structure with a 20-nm AlGaN barrier layer. F<sup>-</sup> ions are implanted by CF<sub>4</sub> plasma into the region under the gate. The regular wurtzite lattice structure is applied to model both AlGaN and GaN layers in the MD simulation. Because of its small thickness (20 nm), the AlGaN barrier is assumed to be strained without any lattice relaxation. Thus, the piezoelectric charge polarization and the slight variation in the vertical lattice constant, as a result of the strained AlGaN layer, are both considered in MD simulations. It was found that the charge polarization has negligible effect on the fluorine dopant profiles.

According to published results [\[5](#page-19-0)],  $F^-$  and  $CF_3^+$  ions are the main ions existing in  $CF_4$  plasma. However, after  $CF_4$  plasma implantation, no obvious change has been observed in the carbon concentration according to SIMS (second ion mass spectro‐ scopy) measurement and the detected carbons are already in presence in the as-grown sample. There are two possible causes for this phenomenon, (1) F<sup>−</sup> is much lighter than  $CF_3^+$ , with a mass ratio of 9:33. With the same acceleration time determined by the RF signal applied across the two electrodes driving the plasma, majority of F− ions travel enough distance to reach the sample, which is located at the bottom electrode. On the contrary, only small fraction of  $CF_3^+$  can reach the sample surface before the electric field reverses its direction and pulls the ions away from the sample; (2) In the plasma system, the bottom electrode is grounded, and the top electrode is capacitively coupled to the RF source. Thus, a negative self-bias in the order of several hundreds of volts is induced at the top electrode, which attracts  $CF_3^+$  and pulls them away from the sample. It should be noticed that the absence of additional C atoms in the sample is preferred because C impurities present adverse effects to AlGaN/GaN HEMT [[6](#page-19-0)].

With MD simulation, the 1-D profile of F ion in AlGaN/GaN heterostructure is calculated and plotted in Fig. 12.4, along with the experimental results measured by SIMS. The simulation results with a (100) Si substrate are also calculated as refer‐ ence. Excellent agreement between simulation and measurement is obtained in the case of F ion in AlGaN/GaN heterostructure. It can be seen that F ion implantation in AlGaN/GaN could get a smaller full width at half maximum (FWHM) compared to Si. This can be explained by the higher density of  $Al_{0.3}Ga_{0.7}N$  (5.19 g/cm<sup>3</sup>) compared to Si  $(2.33 \text{ g/cm}^3)$ .

In the region near the substrate surface, i.e., in the AlGaN layer, the F concentration exhibits a Gaussian-like profile. F ions can penetrate deeper into AlGaN/GaN heterojunction than (100) Si, despite higher atomic density in AlGaN/GaN, indicating a strong channeling effect for the F ions in III-nitride wurtzite lattice structure.

**Fig. 12.4** Simulated F profiles in AlGaN/GaN and Si by MD simulation. The implantation energy of F ion is 500 eV and the dose of F is  $3 \times 10^{13}$  cm<sup>-2</sup>. The F profile in an implanted AlGaN/GaN sample was measured by SIMS and plotted for comparison





From the top views of both III-nitride wurtzite lattice and (100) Si crystal structure, it can be seen that there are many channels available in GaN for incident fluorine ions to go through, while the cubic lattice of silicon does not provide these open channels in the direction of implantation.

2-D and 3-D F distribution profiles have been simulated, as shown in Fig. 12.5. The simulation tool considers F ions with all possible incident angles. It should be noted that the F ions penetrating into the AlGaN/GaN structure are capable of inducing vacancies along the implantation path. The long-term high-temperature (400 °C) annealing indicates no shift in  $V_{th}$  [\[7](#page-19-0)], suggesting weak correlation between these vacancies and the threshold voltage.

# *12.2.2 Stability of F Ions in AlGaN/GaN Heterostructures*

Unlike in Si or other compound semiconductors in which the F ions have shown rather poor thermal stability due to F's small atomic size and large space in the interstitial regions of these materials  $[8, 9]$  $[8, 9]$  $[8, 9]$ , much better thermal and electrical stabil– ities have been reported for F ions in AlGaN/GaN heterostructures [[7,](#page-19-0) [10](#page-19-0)]. The F ions' stability is revealed by the potential energy profiles of F ions in AlGaN/GaN,



also calculated by MD simulation  $[11]$  $[11]$ . The three locally stable sites that can physically accommodate fluorine ions are (Fig. 12.6a): interstitial site I, substitutional group-III cation site S(III), and substitutional group-V anion site S(V). Since majority  $(>90\%)$  of the implanted F ions are initially located at the I sites after implantation, the potential energy profiles between an I site and these three possible nearby sites along the minimum energy path are calculated and shown in Fig. 12.6b.

Several conclusions can be drawn from Fig. 12.6 as follows:

- Interstitial F ions will be stabilized at the I site unless there is an  $S(III)$  site nearby.
- An F ion exhibits higher potential energy at the  $S(V)$  site compared to an I site since the Ga atoms around an N vacancy provide strong repulsive force to F ions and also help prevent interstitial F ions from moving into N vacancies.
- Around a Ga vacancy, the N atoms are smaller and the repulsive force to an F ion is significantly weaker. Thus, it is easier for an interstitial fluorine ion to move into a nearby Ga vacancy when available.

**Fig. 12.6 a** Top view of (0001) GaN with three possible sites that can accommodate fluorine ions. **b** The potential energy profiles from I, S(III) and S(V) sites to their nearest I site of fluorine ion in Al<sub>0.25</sub>Ga<sub>0.75</sub>N (*open symbols*) and GaN (*solid symbols*). The  $Al<sub>0.25</sub>Ga<sub>0.75</sub>N$  is strained and lattice matched to GaN



**Fig. 12.7** Potential energy profiles through S(III)-I-S(III) and S(III)-I-I-S(III) paths. The movement paths are shown on the *right*. The *black*, *dark gray*, and *light gray balls* are F sites, N atoms, and Ga atoms, respectively



**Fig. 12.8** Depth profiles of fluorine after post-implantation annealing at 600 °C. This experiment was conducted on a sample implanted by 180 keV F ions with a dose of  $1 \times 10^{15}$ /cm<sup>2</sup>, so that the peak F concentration is deep inside the bulk

When there are no continuous S(III) vacancy chains, the F ions will be trapped at the S(III) sits, as depicted in Fig. 12.7. The thermal stability of F ions in GaN is highlighted in Fig. 12.8 and the F–Ga vacancy interactions are revealed by positron annihilation spectroscopy experiment, as shown in Fig. [12.9](#page-7-0) [\[12](#page-19-0)].

Excellent thermal stability has been reported in F-implanted normally off GaN HEMTs as long as the ambient temperature does not exceed the limit of the gate

<span id="page-7-0"></span>**Fig. 12.9** S-E curve of the fluorine-implanted samples after annealing in  $N_2$ atmosphere at 600 °C from 30 s to 72 h



metal (e.g., 500 °C for Ni) [\[7\]](#page-19-0) or gate dielectric (>800 °C for SiN<sub>x</sub>). The stability of the gate metal or gate dielectric is critical since it provides the cover that prevents F ions from escaping through the surface under high-temperature thermal excitation. It is observed that F ions can be stable under high electric field stress as long as large number of defects and dislocations are not introduced, e.g., by the inverse piezoelectric effect.

# *12.2.3 Electron Binding Energy Around F Ions*

To study the binding energy of electrons associated with F ions, photoconductivity measurements were conducted using a Xe lamp together with a monochromator. The photocurrents as a function of the excitation wavelength are plotted in Fig. 12.10. The photocurrent increases slowly as the wavelength decreases (photon energy increases) from 750 nm in both the F-implanted and unimplanted samples. As the wavelength falls below 670 nm (corresponding to a 1.85 eV photon energy), the Fimplanted sample starts to exhibit a much higher increasing rate compared to the



unimplanted sample, indicating activation of electrons from certain deep levels. Thus, the electron binding energy associated with the F ions in AlGaN/GaN is  $\sim$ 1.85 eV [[13\]](#page-19-0).

# **12.3 Fluorine-Implanted Enhancement-Mode GaN MIS-HEMTs**

### *12.3.1 GaN MIS-HEMTs*

Many of the early normally off GaN FETs are HEMT devices with Schottky gate, which has relatively small threshold voltage  $(\leq 1 \text{ V})$  and small gate swing that is limited by the Schottky-gate forward turn-on voltage (e.g.,  $\lt 3$  V). In powerswitching applications, large positive threshold voltage (e.g., >3 V) and large gate swing (e.g.,  $>10$  V) are required to prevent the power switches from faulty turn-on by electromagnetic interference and to become compatible with the gate drive designs currently used for Si-based power transistors. MIS-HEMT (metal–insulator– semiconductor HEMT) with a gate dielectric inserted between the gate metal and group-III-nitride surface provides the capability of scaling up the threshold voltage and gate swing. Various dielectric materials (e.g.,  $Al_2O_3$ ,  $SiO_2$ , and  $SiN_x$ ) have been employed to convert Schottky gate to MIS gate [[14,](#page-19-0) [15\]](#page-19-0). A few reports have shown GaN E-mode devices with large gate swings [[16\]](#page-19-0). Meanwhile, low current collapse, or low dynamic on-resistance  $(R_{on})$ , is another indispensable requirement for achieving high-efficiency power conversion under high-voltage switching condi‐ tions, whereas effective device passivation still demands more effort [[17\]](#page-19-0).

#### **Device Structure and Fabrication**

The studied sample features a 21-nm barrier layer (with 2-nm GaN cap, 18 nm  $A_{0.25}Ga_{0.75}N$ , and 1 nm AlN) and a 4-µm GaN buffer/transition layer, grown on a 4inch p-type (111) Si substrate. The schematic cross section of a fabricated E-mode MIS-HEMT is shown in Fig. [12.11.](#page-9-0) An AlN/SiN<sub>x</sub> passivation stack structure was deposited with plasma-enhanced atomic layer deposition (PE-ALD) of 4 nm AlN and plasma-enhanced chemical vapor deposition (PECVD) of 50 nm  $\text{SiN}_x$  in sequence [[18\]](#page-19-0). Planar device electrical isolation was realized by standard fluorine ion implantation. The gate window was opened with low-power dry etching of the passivation stack. The gate region was then subjected to CF4 plasma at an RF power of 200 W for 250 s with photoresist as the plasma implantation mask. After removing photoresist and carrying out an *ex situ* surface cleaning process with remote NH3/Ar/  $N_2$  plasma at 300 °C in the PE-ALD system to effectively remove the detrimental Ga–O bonds at the surface [\[19](#page-19-0)], the second  $\text{SiN}_x$  thin film of 17 nm thickness was immediately grown by PECVD and deployed as the gate insulator to reduce gate leakage. Gate electrode with 1-μm footprint and 0.5-μm overhang was formed with Ni/Au deposited upon the second  $\text{SiN}_x$ .

<span id="page-9-0"></span>



#### **Fig. 12.12** a DC  $I_D-V_{GS}$  and *I*G–*V*GS characteristics measured with gate bias positive/negative sweeping at a drain bias of 10 V. **b** DC  $I_D-V_{DS}$

#### **Measurement Results and Analysis**

Device characterization was carried out on devices with  $L_{GS} = 1 \mu m$ ,  $(W/L)_{G} = 10 \mu m$ / 1 μm, and  $L_{GD} = 15$  μm (unless otherwise specified). Figure 12.12 shows typical DC transfer and output characteristics of an MIS-HEMT. The threshold voltage Vth, determined by the linear extrapolation method (i.e., the gate bias intercept of the linear extrapolation of drain current at the point of peak transconductance), is extracted to be  $+3.6$  and  $+1.2$  V for the MIS-HEMTs and the Schottky-gate control HEMTs fabricated on the same wafer, respectively. The positive shift of  $V_{th}$  in the MIS-HEMT is primarily a result of the reduced gate-to-channel capacitance by the insertion of the  $\text{SiN}_x$  gate dielectric.

The trap density at SiN<sub>x</sub>/barrier interface is estimated to be ~3  $\times$  10<sup>12</sup> cm<sup>-2</sup> using a pulsed  $I_D-V_{GS}$  measurement [[20\]](#page-19-0). The device exhibits an ON/OFF current ratio of  $4 \times 10^9$  and a drive current of 430 mA/mm. The gate leakage is effectively suppressed



by the SiN<sub>x</sub> at positive gate bias, enabling a large gate swing of 14 V and a low  $R_{on}$ of 9.8  $\Omega$  mm. The DC-specific  $R_{on}$  is calculated to be 2.1 m $\Omega$  cm<sup>2</sup>, taking into account a 1.5 μm transfer length for each ohmic contact (i.e., source and drain) in active area calculation.

The off-state breakdown/leakage characteristics of an MIS-HEMT are shown in Fig. 12.13. Gate and source electrodes are biased at 0 V and the substrate is grounded. It can be observed that the leakage current is mainly originated from the source injection current at a drain bias  $V_{DS}$  up to 450 V, when the off-state gate leakage has been substantially suppressed by the gate insulator  $\sin X_x$ . When  $V_{DS}$  continues to increase, the gate leakage and vertical substrate leakage will both increase to be comparable to the source injection current as  $V_{DS}$  approaches 600 V. The breakdown voltage (BV), defined as the drain bias at a drain leakage current of 1  $\mu$ A/mm, is measured to be 604 V.

Current collapse evaluation is performed using AMCAD-pulsed *I–V* measure‐ ment system. Figure  $12.14a$  $12.14a$  shows the pulsed  $I_D-V_{DS}$  characteristics of a normally off device with  $L_{GS} = 1 \mu m$ ,  $(W/L)_{G} = 2 \times 50 \mu m/1 \mu m$ , and  $L_{GD} = 10 \mu m$ . The quiescent bias point is set at  $(V_{\text{GSO}}, V_{\text{DSO}}) = (0 \text{ V}, 60 \text{ V})$ . The pulse width and pulse period are 500 ns and 1 ms, respectively. The DC output curves are plotted for refer‐ ence. Effective suppression of current collapse by  $\text{AlN/SiN}_x$  passivation is demonstrated with little difference between the DC and pulsed drain current in the linear region. The elimination of self-heating effect is believed to be the reason for the higher drain current obtained in the pulsed *I*–*V* measurement. For high-voltage switching measurement, a slow-switching on-wafer testing was conducted using Agilent B1505A power device analyzer/curve tracer. After a high drain bias stress in the off-state with  $V_{\text{GS}} = 0$  V, the device is turned on when the dynamic  $R_{\text{on}}$  is measured at  $V_{GS} = 12$  V and  $V_{DS} = 1.5$  V with a transient on-state current of  $\sim 100$  mA/ mm, as shown in Fig. [12.14b](#page-11-0). The off-to-on switching time is 0.1 s when the drain stress voltage  $V_{DS}$  is lower than 200 V and 2.7 s when  $V_{DS}$  is higher than 200 V. The device has slight dynamic *R*on degradation of only 76 % for an off-state drain bias stress of 650 V.

<span id="page-11-0"></span>**Fig. 12.14** a Pulsed  $I_D-V_{DS}$ characteristics of an E-mode MIS-HEMT with  $L_{GS} = 1 \text{ µm}$ ,  $(W/L)<sub>G</sub> = 2 \times 50 \text{ µm}$ /1  $\text{µm}$ , and  $L_{GD} = 10 \mu m$ . **b** Ratio of dynamic  $R_{on}$  and DC static  $R_{on}$ obtained by low-speed highvoltage switching measurement. The device is with  $L_{CD} = 15$  um.  $(W/L)$ <sub>G</sub> = 10  $\mu$ m/1  $\mu$ m, and  $L_{CD} = 15$  um



# *12.3.2 GaN MIS-HEMTs with Partially Recessed Fluorine-Implanted Barrier*

For the GaN transistors with metal–insulator–semiconductor (MIS) structure, their high-temperature stability can be hindered by the challenges of  $V_{th}$  instability originating from the thermal electron emission of trap states at the dielectric/III-N interface [\[21](#page-20-0), [22\]](#page-20-0). To address this issue, a thinned barrier layer is proposed to bring the deep interface traps below the Fermi level at pinch-off so that they become inactive [\[22](#page-20-0)]. In this work, the normally off MIS-HEMTs featuring a partially recessed (Al)GaN barrier were realized by a fluorine plasma implantation/etch technique. The partially recessed barrier leads to improved thermal stability, while the fluorine implantation can convert the device from D-mode to E-mode without completely removing the barrier and sacrificing the high mobility heterojunction channel [\[1](#page-19-0)].

#### **Device Fabrication**

The schematic cross section of the normally off MIS-HEMT is shown in Fig. [12.15.](#page-12-0) Both the fluorine ion implantation and gate recess were carried out using  $CF_4$  plasma [\[23](#page-20-0)]. By properly adjusting the power level of the RF source driving the fluorine plasma, we are able to obtain two desirable results: (1) a well-controlled slow dry etching for gate recess; and (2) effective shallow implantation of fluorine ions into the AlGaN barrier. Fluorine plasma implantation at a higher RF power level of 200 W

<span id="page-12-0"></span>

**Fig. 12.15 a** Cross section of a fabricated E-mode MIS-HEMT. **b** Side wall profile of the gate region after F-implantation (*solid line in red*) and the outline of gate region before F-implantation. **c** Surface morphology of the recessed gate region

resulted in a well-controlled slow-etching process with an etching rate of 2 nm/min. Meanwhile, a lower RF power of 150 W only induced insignificant etching of the barrier layer [\[1](#page-19-0)]. After 6 min of F-implantation/etch, a recess depth of  $\sim$ 12 nm and a smooth etched surface were obtained. After removing another 2 nm AlGaN by a digital etching  $[24]$  $[24]$ , 20 nm Al<sub>2</sub>O<sub>3</sub> was deposited by ALD with an *in situ* nitridation process [[19\]](#page-19-0).

#### **Results and Discussion**

The partially recessed F-implanted E-mode MIS-HEMT exhibits a threshold voltage ( $V_{\text{th}}$ ) of  $+0.6$  V at a drain current of 10  $\mu$ A/mm, a maximum drive current of 730 mA/ mm, an on-resistance of 7.07  $\Omega$  mm (Fig. [12.16\)](#page-13-0), and a hysteresis of ~ 0.3 V between the up- and down- $V_{GS}$ -sweep with a relatively fast sweeping rate  $(0.7 \text{ V/s})$ .

The temperature (*T*)-dependent transfer and output characteristics of an MIS-HEMT were characterized (Fig. [12.17\)](#page-13-0). When temperature increases from 25 to 200 °C, an increase in 3 orders of magnitude is observed in the OFF-state drain leakage due to increased buffer leakage, while the drain current exhibits an decrease (e.g., from 240 mA/mm to 200 mA/mm at  $V_{GS} = 4$  V). By using a current criteria of  $I_{DS}$  of 10  $\mu$ A/mm,  $V_{th}$  shifted by 0.5 V toward negative direction when *T* increased from 25 to 200  $^{\circ}$ C.

According to a recent report  $[22]$  $[22]$ , the thermally stable  $V_{th}$  of MIS-HEMTs with recessed gate is mainly attributed to the thin barrier thickness (Fig. [12.18a](#page-14-0)). As shown in figure inset, the  $V_{th}$  shift with temperature increasing from 25 to 200  $^{\circ}$ C depends on the barrier layer thickness  $(t_{BR})$ . As  $t_{BR}$  is reduced, the thermally induced  $V_{th}$  shift can be significantly suppressed. The recessed barrier buries the deep interface traps

<span id="page-13-0"></span>

**Fig. 12.16** (a) Transfer and (b) output characteristics of a MIS-HEMT with  $L_G = 1.5 \mu m$  and  $L_{GD} = 10 \mu m$ 



**Fig. 12.17** Temperature (*T*)-dependent **a** transfer and **b** output characteristics of a MIS-HEMT with  $L_G = 1 \mu m$  and  $L_{GD} = 2 \mu m$  at *T* increasing from 25 to 200 °C

below the Fermi level at pinch-off (i.e.,  $\Delta E_3 < \Delta E_2 < \Delta E_1$ ) so that they become inactive and do not participate in the thermally sensitive emission (Fig. [12.18b](#page-14-0)). Stable charge states of the interface traps would lead to more stable  $V_{th}$ .

### *12.3.3 GaN Smart Power ICs*

Although the current focus of GaN power device technologies is on discrete power devices, higher level integration of GaN power electronics could lead to many application-relevant benefits including reduced cost and improved reliability. In a more complete power converter module, besides the core power components (i.e., switches and rectifiers), intelligent control units are also needed to achieve precise

<span id="page-14-0"></span>

adjustment of the output signal under different loading conditions, as shown in Fig. [12.19](#page-15-0). Ultimately, robust sensing and protection units should be integrated to realize full-range protections against extreme operating conditions such as overtemperature, over-current, and over-voltage. It is thus desirable to develop highly integrated GaN power electronics technology with which we can implement on-chip power conditioning/protection circuits that promise to provide optimized perform‐ ance, increased functionality, and enhanced reliability.

#### **Platforms for Heterogeneous Integration**

A smart power IC technology requires a platform on which both high-voltage components and low-voltage periphery devices can be integrated (Fig. [12.20](#page-15-0)) [\[25](#page-20-0), [26\]](#page-20-0). The high-voltage switches prefer normally off transistors for their inherent fail-safe operation. For digital IC development, the mainstream CMOS-like architecture may have intrinsic difficulties in GaN materials due to the inferior hole mobility. The analog IC development using AlGaN/GaN has started recently.

<span id="page-15-0"></span>

**Fig. 12.19** Functional block diagram of a power converter module



**Fig. 12.20** Schematic platform of GaN smart power technology: integration of low-voltage peripheral and high-voltage power devices

Based on the robust fluorine plasma ion implantation technique, several key smart power components including high-voltage normally off transistors and lateral fieldeffect rectifiers  $[27, 28]$  $[27, 28]$  $[27, 28]$  $[27, 28]$  have been developed. A smart power chip technology also requires low-voltage peripheral devices for the implementation of digital and analog blocks. Due to the lack of high-performance p-channel GaN devices, the simplest circuit configuration for GaN digital circuits is the direct-coupled FET logic (DCFL) that requires both the E-mode and D-mode n-channel HEMTs [\[29](#page-20-0)]. The Schottky diodes and L-FERs all exhibits graceful temperature dependences that can be explored for temperature sensing and compensation.

#### **Lateral Field-Effect Rectifier (L-FER)**

Analog circuits typically require diodes in additional to transistors. With the III-N heterostructures, diodes can be realized with three approaches including the lateral



**Fig. 12.21** Measured DC performances of L-FERs: **a** reverse bias, **b** forward bias



**Fig. 12.22** Forward *I*–*V* characteristic of L-FER and SBD at varied operating temperatures

field-effect rectifier (L-FER) [[27\]](#page-20-0), the simple Schottky barrier diode (SBD) on heter‐ ostructures, or the lateral SBD with the Schottky junction to the 2DEG channel made from the sideway [[30\]](#page-20-0). The forward and reverse characteristics of an L-FER with the anode–cathode drift region length  $L<sub>D</sub>$  of 10  $\mu$ m are plotted in Fig. 12.21. The knee voltage  $V_k$ , defined as the anode bias at a forward current of 1 mA/mm, is 0.1 V in the proposed L-FER. Figure 12.22 shows the forward *I*–*V* curves of L-FER and SBD at varied operating temperature. It is seen that the current of L-FER exhibits a negative temperature coefficient because its conduction current is dominated by phonon scattering. For the SBD directly fabricated on the heterostructure, the thermionic emission dominates the forward current at forward bias smaller than 1 V, and thus, its forward current has a positive temperature coefficient.

**GaN Mixed-Signal ICs Based on Monolithic Integration of E/D-Mode HEMTs** Based on the fluorine implantation technique, monolithic integration of E/D-mode HEMTs has been demonstrated [[29\]](#page-20-0). A 17-stage ring oscillator has been shown to operate properly, even at 375 °C [[31\]](#page-20-0). Various mixed-signal GaN ICs have been





demonstrated including a voltage reference [\[32](#page-20-0)], a bootstrapped comparator [[33\]](#page-20-0), a 2-bit quantizer and flip-flop  $[34]$  $[34]$ , a temperature sensor  $[35]$  $[35]$ , and a self-startup circuit [\[36](#page-20-0)].

The first GaN-based PWM circuit using monolithically integrated E/D-mode HEMTs and L-FERs [\[37](#page-20-0)] is illustrated in Fig. 12.23. The circuit is able to generate 1 MHz PWM signal with its duty cycle modulated linearly over a wide range.

The GaN-based pulse width modulator incorporates two functional blocks, i.e., a sawtooth generator and a comparator. The sawtooth generator produces a sawtooth signal  $(V<sub>saw</sub>)$  and the comparator (referred to as the PWM comparator) produces the PWM signal ( $V_{\text{PWM}}$ ) by comparing the reference voltage ( $V_c$ ) sampled from the converter output against the sawtooth signal  $(V_{\text{saw}})$ . The pulse width of  $V_{\text{PWM}}$  is modulated by  $V_c$ , and its frequency is determined by that of  $V_{saw}$ . Circuit performances up to 1 MHz are investigated with a 5 V supply voltage. The generated sawtooth signal  $(V<sub>sav</sub>)$  is injected into the PWM comparator and compared against *V<sub>c</sub>*, yielding a PWM signal with its duty cycle modulated by *V<sub>c</sub>*. Figure [12.24](#page-18-0) shows the PWM waveforms when the circuit is operated at  $\sim$  1.08 MHz. The pulse width of the PWM signal can be modulated over a wide range (by varying  $V_c$  from 1.3 to 2.0 V with *V*saw oscillating between 0.89 and 2.18 V).

<span id="page-18-0"></span>

**Fig. 12.24** Waveforms of GaN PWM circuit,  $V_{DD} = 5$  V,  $I_{DD} = 5$  mA.  $V_c$  (*red dash*) cuts  $V_{saw}$  $(f = 1.08 \text{ MHz}, V_{\text{sav}} = 0.89-2.18 \text{ V})$  and determines the duty cycle of  $V_{\text{PWM}}$ . **a**  $V_c = 1.3 \text{ V}$ , **b**  $V_c = 1.6$  V, **c**  $V_c = 1.9$  V

#### **12.4 Conclusions**

Fluorine implantation, in particular the low-energy implantation using plasma tools, is shown to be able to locally incorporate negatively charged F ions into AlGaN/GaN heterojunctions. These negative fixed charges provide robust and flex‐ ible means of adjusting the threshold voltage in the 2DEG channel, enabling the realization of E-mode GaN HEMT and MIS-HEMTs on D-mode HEMT platform. Atomistic modeling based on molecular dynamics simulation reveals that F ions can be reasonably implanted into AlGaN/GaN heterojunctions assisted by the channeling effect of the (0001) C-plane AlGaN/GaN, but can be stably confined within the crystal because of the tight lattice structure of GaN and related compounds. The fluorine implantation technique offers robustness and flexibility in delivering GaN power components (transistors and rectifiers) and peripheral mixed-signal functional blocks on the same technology platform for the ultimate GaN system-on-a-chip solutions for various applications smart power amplifiers and smart power converters.

**Acknowledgments** The author would like to thank his former students and postdoctoral fellows for the key contributions they have made to the work described in this chapter. They are Drs. Yong Cai, Ruonan Wang, Li Yuan, Maojun Wang, Wanjun Chen, Baikui Li, King Yuen Wong, Chunhua Zhou, Alex Man Ho Kwan, Shu Yang, Cheng Liu, and Hanxing Wang. This work also greatly benefited from collaboration with Prof. Kei May Lau and Prof. Jiannong Wang at Hong Kong University of Science and Technology.

# <span id="page-19-0"></span>**References**

- 1. Cai Y, Zhou Y, Chen KJ, Lau KM (2005) High-performance enhancement-mode AlGaN/GaN HEMTs using fluoride-based plasma treatment. IEEE Electron Device Lett 26:435
- 2. Cai Y, Zhou Y, Lau KM, Chen KJ (2006) Control of threshold voltage of AlGaN/GaN HEMTs by fluoride-based plasma treatment: from depletion mode to enhancemend mode. IEEE Trans Electron Devices 53:2207
- 3. Jia S, Cai Y, Wang D, Zhang B, Lau KM, Chen KJ (2006) Enhancement-mode AlGaN/GaN HEMTs on silicon substrate. IEEE TransElectron Devices 53:1477
- 4. Yuan L, Wang MJ, Chen KJ (2008) Fluorine plasma ion implantation in AlGaN/GaN heterostructures: a molecular dynamics simulation study. Appl Phys Lett 92:102109
- 5. Segawa S, Kurihara M, Nakano N, Makabe T (1999) Dependence of driving frequency on capacitively coupled plasma in CF4. Jpn J Appl Phys 38:4416
- 6. Klein PB, Binari SC, Ikossi K, Wickenden AE, Koleske DD, Henry RL (2001) Current collapse and the role of carbon in AlGaN/GaN high electron mobility transistors grown by metalorganic vapor-phase epitaxy. Appl Phys Lett 79:21
- 7. Yi C, Wang R, Huang W, Tang WC-W, Lau KM, Chen KJ (2007) Reliability of enhancementmode AlGaN/GaN HEMTs fabricated by fluorine plasma treatment. Technical digest. IEEE International Electron Device Meeting, p. 389
- 8. Robison RR, Law ME (2002) Fluorine diffusion: models and experiments. Technical digest. IEEE International Electron Device Meeting, p. 883
- 9. Hayafuji N, Yamamoto Y, Ishida T, Sato K (1996) Degradation mechanism of the AlInAs/ GaInAs high electron mobility transistor due to fluorine incorporation. Appl Phys Lett 69:4075
- 10. Ma C, Chen H, Zhou C, Huang S, Yuan L, Roberts J, Chen KJ (2010) Reliability of enhancement-mode AlGaN/GaN HEMTs under ON-state gate overdrive. Technical digest. IEEE International Electron Device Meeting, p. 476
- 11. Yuan L, Wang M, Chen KJ (2008) Atomistic modeling of fluorine implantation and diffusion in III-nitride semiconductors.Technical digest. IEEE International Electron Device Meeting, p. 543
- 12. Wang MJ, Yuan L, Cheng CC, Beling CD, Chen KJ (2009) Defect formation and annealing behaviors of fluorine-implanted GaN layers revealed by positron annihilation spectroscopy. Appl Phys Lett 94:061910
- 13. Li BK, Chen KJ, Lau KM, Ge WK, Wang JN (2008) Characterization of fluorine-plasmainduced deep centers in AlGaN/GaN heterostructure by persistent photoconductivity. Phys Stat Sol C 5:1892
- 14. Khan MA, Hu X, Tarakji A, Simin G, Yang J, Gaska R, Shur MS (2000) AlGaN/GaN metal– oxide–semiconductor heterostructure field-effect transistors on SiC substrates. Appl Phys Lett 77:1339
- 15. Chen KJ, Zhou C (2011) Enhancement-mode AlGaN/GaN HEMT and MIS-HEMT technology. Stat Sol A 208:434
- 16. Wang R, Cai Y, Tang C-W, Lau KM, Chen KJ (2006) Enhancement-mode Si3N4/AlGaN/GaN MISHFETs. IEEE Electron Device Lett 27:793
- 17. Huang S, Jiang Q, Yang S, Zhou C, Chen KJ (2012) Effective passivation of AlGaN/GaN HEMTs by ALD-grown AlN thin film. IEEE Electron Device Lett 33:516
- 18. Tang Z, Jiang Q, Lu Y, Huang S, Yang S, Tang X, Chen KJ (2013) 600-V normally-off SiNx/ AlGaN/GaN MIS-HEMT with large gate swing and low current collapse. IEEE Electron Device Lett 34:1373
- 19. Yang S, Tang Z, Wong K-Y, Lin Y-S, Liu C, Lu Y, Huang S, Chen KJ (2013) High-quality interface in Al2O3/GaN/AlGaN/GaN MIS structures with in situ pre-gate plasma nitridation. IEEE Electron Device Lett 34:1497
- 20. Lu Y, Yang S, Jiang Q, Tang Z, Li B, Chen KJ (2013) Characterization of VT-instability in enhancement-mode Al2O3-AlGaN/GaN MIS-HEMTs. Phys Stat Sol C 10:1397
- <span id="page-20-0"></span>12 Fluorine-Implanted Enhancement-Mode Transistors 293
- 21. Chu RM, Brown D, Zehnder D, Chen X, Williams A, Li R, Chen M, Newell S, Boutros K (2012) Normally-off GaN-on-Si metal-insulator-semiconductor field-effect transistor with 600-V blocking capability at 200 °C. Proceeding of 24th international symposium on power semiconductor devices and ICs, p. 237
- 22. Yang S, Liu S, Liu C, Chen KJ (2014) Thermally induced threshold voltage instability of III-Nitride MIS-HEMTs and MOSC-HEMTs: underlying mechanisms and optimization schemes. Technical digest. IEEE International Electron Device Meeting, p. 389
- 23. Liu C, Yang S, Liu S, Tang Z, Wang H, Jiang Q, Chen KJ (2015) Thermally stable enhancementmode GaN metal-insulator-semiconductor high-electron-mobility transistor with partially recessed fluorine-implanted barrier. IEEE Electron Device Lett 36:318
- 24. Liu S, Yang S, Tang Z, Jiang Q, Liu C, Wang M, Chen KJ (2014) Al2O3/AlN/GaN MOSchannel-HEMTs with an AlN interfacial layer. IEEE Electron Device Lett 35:723
- 25. Wong K-Y, Chen W, Liu X, Zhou C, Chen KJ (2010) GaN smart power IC technology. Phys Stat Sol B 247:1732
- 26. Chen KJ, Kwan AMH, Jiang Q (2014) Technology for III-N heterogeneous mixed-signal electronics. Phys Stat Sol A 211:769
- 27. Chen W, Wong KY, Huang W, Chen KJ (2008) High-performance AlGaN/GaN lateral fieldeffect rectifiers compatible with high electron mobility transistors. Appl Phys Lett 92:253501
- 28. Chen W, Wong KY, Chen KJ (2009) Single-chip boost converter using monolithically integrated AlGaN/GaN lateral field-effect rectifier and normally-off HEMT. IEEE Electron Device Lett 30:430
- 29. Cai Y, Cheng Z, Yang Z, Tang WC-W, Lau KM, Chen KJ (2006) Monolithically integrated enhancement/depletion-mode AlGaN/GaN HEMT inverters and ring oscillators using CF4 plasma treatment. IEEE Trans Electron Devices 53:2223
- 30. Bahat-Treidel E, Hilt O, Zhytnytska R, Wentzel A, Meliani C, Würfl J, Tränkle G (2012) Fastswitching GaN-based lateral power schottky barrier diodes with low onset voltage and strong reverse blocking. IEEE Electron Device Lett 33:357
- 31. Cai Y, Cheng Z, Yang Z, Tang WC-W, Lau KM, Chen KJ (2007) High temperature operation of AlGaN/GaN HEMTs direct-coupled FET logic (DCFL) integrated circuits. IEEE Electron Device Lett 28:328
- 32. Wong K-Y, Chen WJ, Chen KJ (2010) Integrated voltage reference generator for GaN smart power chip technology. IEEE Trans Electron Devices 57:952
- 33. Liu X, Chen KJ (2011) GaN Single-polarity power supply bootstrapped comparator for high temperature electronics. IEEE Electron Device Lett 32:27
- 34. Kwan AMH, Liu X, Chen KJ (2012) Integrated gate-protected HEMTs and mixed-signal functional blocks for GaN smart power ICs. Technical digest. IEEE International Electron Device Meeting, p. 7.3.1
- 35. Kwan AM, Guan Y, Liu X, Chen KJ (2014) A highly linear integrated temperature sensor on a GaN smart power IC platform. IEEE Trans Electron Devices 61:2970
- 36. Jiang Q, Tang Z, Liu C, Lu Y, Chen KJ (2014) Substrate-coupled cross-talk effects on an AlGaN/GaN-on-Si smart power IC platform. IEEE Trans Electron Devices 61:762
- 37. Wang H, Kwan AM, Jiang Q, Chen KJ (2015) A GaN pulse width modulation integrated circuit for GaN power converters. IEEE Trans Electron Devices 62:1143