

Secure Pseudo-Random Linear Binary Sequences Generators Based on Arithmetic Polynoms

Oleg Finko and Sergey Dichenko

Abstract We present a new approach to construction of pseudo-random binary sequences (PRBS) generators for the purpose of cryptographic data protection, secured from the perpetrator's attacks, caused by generation of masses of hardware errors and faults. The new method is based on the use of linear polynomial arithmetic for the realization of systems of boolean characteristic functions of pseudo-random sequences (PRS) generators. "Arithmetization" of systems of logic formulas has allowed to apply mathematical apparatus of residue systems for multisequencing of the process of PRS generation and organizing control of computing errors, caused by hardware faults. This has guaranteed high security of PRS generator's functioning and, consequently, security of tools for cryptographic data protection based on those PRSs.

Keywords Cryptographic data protection · Pseudo-random binary sequences · Residue number systems

1 Introduction

Pseudo-random linear sequences generators play an important role in building of communication with cryptographic data protection [1, 2]. From the list of known attacks on information security is important type of attacks, based on the generation of hardware errors and functioning of the nodes forming the binary PRS [3]. To ensure the required level of interference and fault tolerance of digital devices

O. Finko (✉) · S. Dichenko
Institute of Computer Systems and Information Security of Kuban State
Technological University, Moskovskaya St. 2, Krasnodar, Russia
e-mail: ofinko@yandex.ru; ofinko@member.ams.org

S. Dichenko
e-mail: dichenko.sa@yandex.ru

developed many methods, the most common of which are backup methods and methods of error-correcting coding [4]. However, allocation methods do not provide the required levels of fault tolerance for restrictions on hardware costs, and methods of error-correcting coding is not adapted to the specifics of construction and operation means of data protection (MDP), in particular, the generators of the PRS.

2 Analysis of Attacks Based on Hardware Faults Generation

Currently, the following types of attacks on sites of formation of binary PRS are considered (attack on) [5]:

- Analysis of results of power consumption measurements;
- Analysis of results of operations performance duration;
- Analysis of accidental hardware faults;
- Analysis of intentionally generated hardware faults, etc.

The last two types of faults are not investigated enough currently and thus are threatening to the information security of the functioning of modern and perspective MDP. The origin of those attacks lies in the use of thermal, high frequency, ionizing, and other types of external influences onto MDP for the purpose of creation of masses of faults in hardware functioning by initializing of computing errors.

Hardware attacks can be divided into two classes:

1. **Direct hardware attacks** The consequences of those attacks are failures of data protection tools. There is a method of analysis of the consequences of those failures. These types of attacks mean that in distortion in the certain places of algorithm of transformation, which results in computing errors. Those errors can lead, for example, to repeated generation of the elements of PRS or in generation of faulty elements of PRS, which is unacceptable.
2. **Attacks on postfailure recovery means** Some systems do not recovery means. If the system protection is destroyed, it is impossible to restore the operational mode. That is why such systems need to have means of protection against attacks of the malefactor and to support the possibility of updating the security system without stopping the program running.

Attacks, based on errors generation by means of external influence are highly efficient for the majority of currently known and used algorithms of PRS generation. It is known that probability of error generation is proportional to the time corresponding registers has been affected by the radiation, if the registers are in favorable condition for error occurrence, and to the quantity of bits, in which the error occurrence is expected. The most widely used and proven means of creating PRS are algorithms and structures—Linear feedback shift register (LFSR)—of PRS generation, based on the use of feedback functions of logic [1, 2].




Fig. 1 Example of operation of the LFSR when an error occurs ($-x$ —logical inversion x)

The structure of LFSR is determined by the forming polynomial:

$$D(\chi) = \chi^\tau + \chi^{t_1} + \dots + \chi^{t_2} + \chi^{t_1} + 1,$$

where $\tau, t_i \in N$ and characteristic equation based on it:

$$\begin{aligned} x_{p+\tau} &= x_p \oplus x_{p+t_1} \oplus x_{p+t_2} \oplus \dots \oplus x_{p+t_l} \\ &= c_0x_p \oplus c_1x_{p+1} \oplus \dots \oplus c_{\tau-2}x_{p+\tau-2} \oplus c_{\tau-1}x_{p+\tau-1}, \end{aligned} \tag{1}$$

where $x_p, c_i \in \{0, 1\}; p \in N; i = 0, 1, \dots, \tau - 1; c_{i \in \{0, t_1, t_2, \dots, t_l\}} = 1$.

In linear algebra the next element of PRS $x_{p+\tau}$ is calculated as the following multiplication:

$$\begin{pmatrix} x_{p+1} \\ x_{p+2} \\ \dots \\ x_{p+\tau-1} \\ x_{p+\tau} \end{pmatrix}^\top = \begin{pmatrix} 0 & 1 & \dots & 0 & 0 \\ & & \dots & & \\ 0 & 0 & \dots & 1 & 0 \\ 0 & 0 & \dots & 0 & 1 \\ c_0 & c_1 & \dots & c_{\tau-2} & c_{\tau-1} \end{pmatrix}^\top \cdot \begin{pmatrix} x_p \\ x_{p+1} \\ \dots \\ x_{p+\tau-2} \\ x_{p+\tau-1} \end{pmatrix}^\top.$$

When the described attack is performed the conditions arise for PRS modification or its repeated generation. The effect of repeated generation of a site of PRS is explained by means of Fig. 1 (the forming polynomial: $D(\chi) = \chi^4 + \chi + 1$; the characteristic equation: $x_{p+4} = x_{p+1} \oplus x_p$; the initial conditions: $x_p = 1, x_{p+1} = 0, x_{p+2} = 1, x_{p+3} = 0$).

Thus, those attacks, which are based on creating the conditions under which mass hardware errors occur, are threatening for MDP. One of the ways of solving this problem is development of methods for increasing the reliability of the functioning of sites of data protection tools, mostly subjected to attacks of the described type, in particular the sites of forming of the encryption algorithm (cipher), based on PRS generation.

3 Analysis of Methods for Reliable Binary PRS Generation

Currently, the required level of functional reliability of the sites of binary PRS generation is reached both by using excessive devices (reservation) and timely access by various repetitions of the calculations. In digital schemotechnics there are solutions known based on the use of methods of error-correction coding [4]. In order to use those methods for PRS generators it is necessary preliminary to solve the issue multisequencing the process of PRS calculations. The solution is based on the use of classic parallel algorithms of recursion [6].

For example, for the characteristic equation:

$$x_{p+\tau} = x_{p+t} \oplus x_p, \tag{2}$$

corresponding to treen $D(\chi) = \chi^\tau + \chi^t + 1$, it is possible to build a system of characteristic equations:

$$\begin{cases} x_{q,\tau-1} = x_{q-1,\tau-1} \oplus x_{q-1,\tau+t-1}, \\ x_{q,\tau-2} = x_{q-1,\tau-2} \oplus x_{q-1,\tau+t-2}, \\ \dots\dots\dots \\ x_{q,1} = x_{q-1,1} \oplus x_{q-1,t+1}, \\ x_{q,0} = x_{q-1,0} \oplus x_{q-1,t}. \end{cases}$$

Similarly, for the general Eq. (1):

$$\begin{cases} x_{q,\tau-1} = c_0^{(\tau-1)} x_{q-1,0} \oplus c_1^{(\tau-1)} x_{q-1,1} \oplus \dots \oplus c_{\tau-2}^{(\tau-1)} x_{q-1,\tau-2} \oplus c_{\tau-1}^{(\tau-1)} x_{q-1,\tau-1}, \\ x_{q,\tau-2} = c_0^{(\tau-2)} x_{q-1,0} \oplus c_1^{(\tau-2)} x_{q-1,1} \oplus \dots \oplus c_{\tau-2}^{(\tau-2)} x_{q-1,\tau-2} \oplus c_{\tau-1}^{(\tau-2)} x_{q-1,\tau-1}, \\ \dots\dots\dots \\ x_{q,1} = c_0^{(1)} x_{q-1,0} \oplus c_1^{(1)} x_{q-1,1} \oplus \dots \oplus c_{\tau-2}^{(1)} x_{q-1,\tau-2} \oplus c_{\tau-1}^{(1)} x_{q-1,\tau-1}, \\ x_{q,0} = c_0^{(0)} x_{q-1,0} \oplus c_1^{(0)} x_{q-1,1} \oplus \dots \oplus c_{\tau-2}^{(0)} x_{q-1,\tau-2} \oplus c_{\tau-1}^{(0)} x_{q-1,\tau-1}, \end{cases} \tag{3}$$

where $c_i^{(j)} \in \{0, 1\}$ ($i, j = 0, 1, \dots, \tau - 1$). The principle of parallel lasing elements PRS based on (3) is illustrated by a graph (see Fig. 2).




Fig. 2 Graph generating elements parallel PRS based on (3)

System (3) forms an information matrix:

$$\mathbf{G}_{\text{Inf}} = \left\| \begin{array}{ccccc} c_0^{(\tau-1)} & c_1^{(\tau-1)} & \dots & c_{\tau-2}^{(\tau-1)} & c_{\tau-1}^{(\tau-1)} \\ c_0^{(\tau-2)} & c_1^{(\tau-2)} & \dots & c_{\tau-2}^{(\tau-2)} & c_{\tau-1}^{(\tau-2)} \\ \dots & \dots & \dots & \dots & \dots \\ c_0^{(1)} & c_1^{(1)} & \dots & c_{\tau-2}^{(1)} & c_{\tau-1}^{(1)} \\ c_0^{(0)} & c_1^{(0)} & \dots & c_{\tau-2}^{(0)} & c_{\tau-1}^{(0)} \end{array} \right\|^T.$$

Thus we obtain the q th block of the PRS:

$$\mathbf{X}_q = \mathbf{G}_{\text{Inf}} \cdot \mathbf{X}_{q-1},$$

where

$$\mathbf{X}_q = [x_{q,\tau-1} \ x_{q,\tau-2} \ \dots \ x_{q,1} \ x_{q,0}]^T,$$

$$\mathbf{X}_{q-1} = [x_{q-1,\tau-1} \ x_{q-1,\tau-2} \ \dots \ x_{q-1,1} \ x_{q-1,0}]^T.$$

Adding to the system (3) checking the equations: \mathbf{G}_{Gen} , consisting of the information and the check matrix by adding (3) validation expressions:

$$\left\{ \begin{array}{l} x_{q,\tau-1} = c_0^{(\tau-1)}x_{q-1,0} \oplus c_1^{(\tau-1)}x_{q-1,1} \oplus \dots \oplus c_{\tau-2}^{(\tau-1)}x_{q-1,\tau-2} \oplus c_{\tau-1}^{(\tau-1)}x_{q-1,\tau-1}, \\ x_{q,\tau-2} = c_0^{(\tau-2)}x_{q-1,0} \oplus c_1^{(\tau-2)}x_{q-1,1} \oplus \dots \oplus c_{\tau-2}^{(\tau-2)}x_{q-1,\tau-2} \oplus c_{\tau-1}^{(\tau-2)}x_{q-1,\tau-1}, \\ \dots \\ x_{q,1} = c_0^{(1)}x_{q-1,0} \oplus c_1^{(1)}x_{q-1,1} \oplus \dots \oplus c_{\tau-2}^{(1)}x_{q-1,\tau-2} \oplus c_{\tau-1}^{(1)}x_{q-1,\tau-1}, \\ x_{q,0} = c_0^{(0)}x_{q-1,0} \oplus c_1^{(0)}x_{q-1,1} \oplus \dots \oplus c_{\tau-2}^{(0)}x_{q-1,\tau-2} \oplus c_{\tau-1}^{(0)}x_{q-1,\tau-1}, \\ x_{q,r-1}^* = a_0^{(r-1)}x_{q-1,0} \oplus a_1^{(r-1)}x_{q-1,1} \oplus \dots \oplus a_{\tau-2}^{(r-1)}x_{q-1,\tau-2} \oplus a_{\tau-1}^{(r-1)}x_{q-1,r-1}, \\ \dots \\ x_{q,0}^* = a_0^{(0)}x_{q-1,0} \oplus a_1^{(0)}x_{q-1,1} \oplus \dots \oplus a_{\tau-2}^{(0)}x_{q-1,\tau-2} \oplus a_{\tau-1}^{(0)}x_{q-1,\tau-1}, \end{array} \right.$$

where r —the number of redundant symbols used linear code, $a_i^{(j)} \in \{0, 1\}$ ($i = 0, 1, \dots, \tau - 1$; $j = 0, \dots, r - 1$).

A generator matrix takes the form:

$$\mathbf{G}_{\text{Gen}} = \left\| \begin{array}{ccccc} c_0^{(\tau-1)} & c_1^{(\tau-1)} & \dots & c_{\tau-2}^{(\tau-1)} & c_{\tau-1}^{(\tau-1)} \\ c_0^{(\tau-2)} & c_1^{(\tau-2)} & \dots & c_{\tau-2}^{(\tau-2)} & c_{\tau-1}^{(\tau-2)} \\ \dots & \dots & \dots & \dots & \dots \\ c_0^{(1)} & c_1^{(1)} & \dots & c_{\tau-2}^{(1)} & c_{\tau-1}^{(1)} \\ c_0^{(0)} & c_1^{(0)} & \dots & c_{\tau-2}^{(0)} & c_{\tau-1}^{(0)} \\ a_0^{(r-1)} & a_1^{(r-1)} & \dots & a_{\tau-2}^{(r-1)} & a_{\tau-1}^{(r-1)} \\ \dots & \dots & \dots & \dots & \dots \\ a_0^{(0)} & a_1^{(0)} & \dots & a_{\tau-2}^{(0)} & a_{\tau-1}^{(0)} \end{array} \right\|^T.$$

Then the q th block of the PRS with the control numbers (linear block code):




Fig. 3 Example graph parallel generation elements PRS (the characteristic equation: $x_{p+4} = x_{p+1} \oplus x_p$) error control computations (parity control)

$$\mathbf{X}_q^* = [x_{q,\tau-1} \ x_{q,\tau-2} \ \dots \ x_{q,1} \ x_{q,0} \ x_{q,r-1}^* \ \dots \ x_{q,0}^*]^\top$$

is calculated by:

$$\mathbf{X}_q^* = \mathbf{G}_{Gen} \cdot \mathbf{X}_{q-1}.$$

Procedure error-correcting decoding is performed using the known rules [4]. The application of linear redundant codes and methods “hot” standby is not the only option for the implementation of functional diagnostics and fault tolerance of digital devices. Example graph parallel generation elements PRS error control computations is shown in Fig. 3.

Important advantages for these purposes have redundant arithmetic codes, in particular, so-called AN-codes and residue number systems (RNS) codes. The application of these codes to monitor logical data types and fault tolerance implementing devices became possible with the introduction of logical operations arithmetic expressions [7], in particular linear numerical polynomials (LNP) and modular forms [8].

4 Error Control Operation of the PRS Generators, Based on “Arithmetization” Logical Account

At the end of the last century there was formed a new direction parallel logic computation by the arithmetic (numeric) polynomials [7]. In particular received position “Modular arithmetic parallel logic computation” of the unification of the theoretical foundations of RNS [9–11] and theoretical foundations of parallel logic computation by the arithmetic of polynomials. The objective of the association is to use advantages of RNS, i.e., parallelization arithmetic, error control calculations [12] in real time and ensure high availability of computing equipment in the field of




Fig. 4 Graph of parallel generation PRS based on the Chinese remainder theorem (CRT)

$$U^* = \left| \sum_{s=1}^{n+1} M_{s,n+1} \mu_{s,n+1} U^{(s)} \right|_{M_{n+1}}, \tag{8}$$

where $M_{s,n+1} = \frac{M_{n+1}}{m_s}$, $\mu_{s,n+1} = |M_{s,n+1}^{-1}|_{m_s}$, $M_{n+1} = \prod_{s=1}^{n+1} m_s$.

Graph parallel generation PRS based on (8) is shown in Fig. 4. The occurrence of the result of the calculation (8) in the range (control expression):

$$0 \leq U^* < M_n,$$

means the absence of detectable errors of calculations.

5 Reconfiguration of Equipment

Restore reliable operation of the generator of the PRS in the case of long-term failure is possible by correcting an error or reconfiguration of equipment generator (active redundancy). The first option is unacceptable because it does not guarantee no penetration of undetectable errors in the result of the encryption. By methods of modular redundant coding is made possible to apply a variant of the reconfiguration of the equipment by excluding from the operation of the failed equipment.

Table 1 Calculation table orthogonally bases and modules RNS

j	$B_{1,j}$	$B_{2,j}$	\dots	$B_{n+2,j}$	M_j
1	0	$\frac{M_1\mu_{2,1}}{m_2}$	\dots	$\frac{M_1\mu_{n+2,1}}{m_{n+2}}$	$m_2m_3\dots m_{n+2}$
2	$\frac{M_2\mu_{1,2}}{m_1}$	0	\dots	$\frac{M_2\mu_{n+2,2}}{m_{n+2}}$	$m_1m_3\dots m_{n+2}$
$\dots\dots$	$\dots\dots\dots$	$\dots\dots\dots$	\dots	$\dots\dots\dots$	$\dots\dots\dots$
$n + 2$	$\frac{M_{n+2}\mu_{1,n+2}}{m_1}$	$\frac{M_{n+2}\mu_{2,n+2}}{m_2}$	\dots	0	$m_1m_2\dots m_{n+1}$

After localization of the faulty equipment—for example—a single channel operation RNS, the reconfiguration operation is performed by the calculation U^* from the system:

$$\begin{cases} U^* = |\tilde{U}^{(1)}|_{m_1}, \\ \dots\dots\dots\dots\dots\dots \\ U^* = |\tilde{U}^{(n)}|_{m_n}, \\ U^* = |\tilde{U}^{(n+1)}|_{m_{n+1}}, \\ U^* = |\tilde{U}^{(n+2)}|_{m_{n+2}} \end{cases}$$

on the modules corresponding to the serviceable equipment of the computer:

$$U^* = |\tilde{U}^{(1)}B_{1,j} + \tilde{U}^{(2)}B_{2,j} + \dots + \tilde{U}^{(n+2)}B_{n+2,j}|_{M_j},$$

where $\tilde{U}^{(i)}$ —are numbers that may contain errors; $B_{i,j}$ —orthogonal bases; $i, j = 1, 2, \dots, n + 2; i \neq j; B_{i,j} = \frac{M_j\mu_{i,j}}{m_i}; M_j = \frac{M_{n+2}}{m_j}; \mu_{i,j}$ is calculated from the comparison: $\frac{M_j\mu_{i,j}}{m_i} \equiv 1 \pmod{m_i}$. Compiled Table 1 contains the values of the orthogonal bases and modules of the system for the occurrence of a single error for each base RNS.

6 Conclusion

It is known that the use of RNS already with two redundant bases allows us to provide a level of fault tolerance modular transmitter that exceeds the tolerance provided by the method of rorovana equipment. These redundant hardware costs are reduced from 200% (triple) up to 30–40% (when using RNS) [16]. At the same time it should be noted that the amount of hardware, PRS generator operating in accordance obtained by the method, may exceed the hardware failover LFSR, built in accordance with traditional solutions. So you should make a fundamentally new level of functional flexibility of the designed generator PRS able to implement many other cryptographic functions, which are time-varying, without rebuilding the structure.

This allows for the implementation of the device not only in programmable logic integrated circuit, but also high-tech large custom integrated circuits, in particular used for the implementation of number theoretic transformations in the field of digital signal processing.

The implementation of the PRS generators using LNP and redundant RNS allows to obtain a new class of solutions aimed at the safe implementation of the logical cryptographic functions, in particular parallel generators PRS. This is provided as a functional control equipment (in real time), and its fault tolerance through reconfiguration of the structure of the evaluator in the process of its degradation. Classic LFSR considered in the present work, is the basis and more complex, for example, combining generators PRS. Use of the implementation of the PRS generator modular arithmetic provides the possibility of applying the proposed solutions in the hybrid cryptosystems (including asymmetric) [14]. When this arithmetic calculator that supports the implementation of asymmetric cryptographic algorithms may be used to implement systems of Boolean functions (elements PRS).

References

1. Forouzan, B.A.: *Cryptography and Network Security*. McGraw Hill (2008)
2. Schneier, B.: *Applied Cryptography*. Wiley, New York (1996)
3. Yang, B., Wu, K., Karri, R.: Scan based side channel attack on data encryption standard. Report **2004**(324), 114–116 (2004)
4. Hetagurov, J.A., Prudnaya, Y.P.: *Improving the reliability of digital devices redundant coding methods*. Energiya, Moscow (1974)
5. Kelsey, J.: Protocol interactions and the chosen protocol attack. Security protocols. In: 5th International Workshop, pp. 91–104, Springer New York. (1996)
6. Ortega, J.M.: *Introduction to Parallel & Vector Solution of Linear Systems*. Plenum Press, New York (1988)
7. Shmerko, V.P.: Malyugin's theorems: a new concept in logical control, VLSI design, and data structures for new technologies. *Autom. Remote. Control*. **65**(6), 893–912 (2004). June
8. Finko, O.A.: Large systems of boolean functions: realization by modular arithmetic methods. *Autom. Remote. Control*. **65**(6), 871–892 (2004). June
9. Garner, H.L.: Number systems and arithmetic. *Adv. Comput.* **6**, 131–194 (1965)
10. Omondi, A., Premkumar, B.: *Residue Number System: Theory and Implementation*. Imperial College Press, London (2007)
11. Soderstrand, M.A., Jenkins, W.K., Jullien, G.A., Taylor, F.J.: *Residue Number System Arithmetic: Modern Application in Digital Signal Processing*. IEEE Press, New York (1986)
12. Jenkins, W.K.: The design of error checkers for self-checking residue number arithmetic. *IEEE Trans. Comput.* **4**, 388–396 (1983)
13. Finko, O.A., Vishnevsky, A.K.: Parallel realization of systems of substitutions by numerical polynoms. In: *Papers of the 5th International Conference Parallel Computing and Control Problems*, pp. 935–943. Moscow (2010)
14. Finko, O.A., Vishnevsky, A.K.: Standard function hybrid cryptosystem arithmetic and logical multinomial realization. *Theory and Techniques of Radio*, pp. 32–38. Voronezh (2011)
15. Finko, O.A., Dichenko, S.A., Eliseev, N.I.: Error function generator binary PRS control implemented on arithmetic polynomials. *St. Petersburg State Polytechnical University J. Comput. Sci. Telecommun. Control Syst.* **176**(4), 142–149 (2013)
16. Krasnobaev, V.A.: Reliable model in the computer residue number system. *Electron. Model.* **7**(4), 44–46 (1985)