# Hybrid Architectures and Controllers for Low-Dropout Regulators



Xiangyu Mao, Mo Huang, Yan Lu, and Rui P. Martins

# 1 Introduction

For higher system power efficiency of a system-on-a-chip (SoC) or multicore microprocessors, fine-grained supply voltage management with multiple divided and adaptive voltage domains appeared in state-of-the-art computing systems, which allows the optimization of each supply voltage domain dynamically and independently. In general, advanced nanoscale CMOS devices cannot directly withstand the high voltage levels provided by a lithium-ion battery or by a boardlevel power supply bus, mandating off-chip and/or on-chip integrated voltage regulator(s). While off-chip switching regulators can offer one-step conversion from the sources with  $\sim$ 90% efficiencies, they require bulky power inductors and a large number of filtering capacitors. In addition, when delivering power with a stepped-down low voltage from the board onto the chip, the high current stress demands many package bumps. Furthermore, since the package bump pitches scale at a much slower rate than that of the CMOS devices, therefore, there are restrictions for the total number of the voltage domains provided by off-chip regulators [[1](#page-24-0)]. To fulfill the fine-grained power supply management, a hierarchical power delivery network with two-step conversion/regulation is favorable (Fig. [1\)](#page-1-0), with the battery

X. Mao  $\cdot$  M. Huang ( $\boxtimes$ )  $\cdot$  Y. Lu

State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE, University of Macau, Macao SAR, China

e-mail: [mohuang@um.edu.mo;](mailto:mohuang@um.edu.mo) [yanlu@um.edu.mo](mailto:yanlu@um.edu.mo)

R. P. Martins

State-Key Laboratory of Analog and Mixed-Signal VLSI/IME and FST-ECE, University of Macau, Macao SAR, China

On leave from Instituto Superior Técnico, Universidade de Lisboa, Lisboa, Portugal e-mail: [rmartins@um.edu.mo](mailto:rmartins@um.edu.mo)

[https://doi.org/10.1007/978-3-031-22231-3\\_8](https://doi.org/10.1007/978-3-031-22231-3_8#DOI) © The Author(s), under exclusive license to Springer Nature Switzerland AG 2023 R. Paulo da Silva Martins, P.-I. Mak (eds.), Analog and Mixed-Signal Circuits in Nanoscale CMOS, Analog Circuits and Signal Processing,

<span id="page-1-0"></span>

<span id="page-1-1"></span>Fig. 1 Hierarchical power delivery network solution of a digital system



Fig. 2 Per-core DVFS with integrated LDOs and a shared power supply  $V_{\text{IN}}$ 

voltage converted into an intermediate voltage using a high-efficiency DC-DC converter and then multiple fully integrated low-dropout regulators (LDOs) employed to power the function units (FUs).

Taking the multicore processor application as an example, an LDO can provide a compact and cost-effective way to realize per-core fast dynamic voltage and frequency scaling (DVFS), as presented in Fig. [2.](#page-1-1)

To analyze how much power the DVFS can save, we can calculate the power consumption  $P_A$  of the digital system with a fixed  $V_{IN}$  as its supply:

$$
P_A = C_{\text{dynA}} \times V_{\text{IN}}^2 \times F + I_{\text{LEAK\_VIN}} \times V_{\text{IN}} \tag{1}
$$

Then, we calculate the system power consumption  $P_B$  with LDOs that make each core operate at their corresponding optimum supply voltage  $V_{\text{OUT}}$ :

$$
P_B = \frac{C_{\text{dynA}} \times V_{\text{OUT}}^2 \times F + I_{\text{LEAK\_VOUT}} \times V_{\text{OUT}}}{\eta_{\text{LDO}}} \tag{2}
$$

<span id="page-2-0"></span>where  $\mathbb{Z}_{\text{LOO}} \approx V_{\text{OUT}}/V_{\text{IN}}$ . The saved power consumption is

$$
P_{\text{SAVE}} = P_A - P_B = C_{\text{dynA}} \times V_{\text{IN}} \times (V_{\text{IN}} - V_{\text{OUT}}) \times F + V_{\text{IN}} \times (I_{\text{LEAK\_VIN}} - I_{\text{LEAK\_VOUT}})
$$
\n(3)

According to Eq. ([3\)](#page-2-0), we can deduce that although the LDO power efficiency can be very low in a large dropout voltage condition (e.g.,  $V_{\text{IN}} = 1 \text{ V}$ ,  $V_{\text{OUT}} = 0.5 \text{ V}$ ), it can still save a lot of power from a system perspective.

On the other hand, an analog LDO (A-LDO) is suitable for noise-sensitive analog and RF circuits, as it has fast transient response with low quiescent current and good power supply rejection [[2](#page-24-1)–[5\]](#page-24-2). However, it faces several challenges when powering the digital circuit in advanced nanoscale CMOS. One of the major design challenges of an A-LDO is the relatively small load capability. To deliver a large load current with low-dropout voltage  $\left($ <100 mV), the size of the power transistor becomes quite large; thus, the associated gate pole, the load-dependent transconductance  $g<sub>m</sub>$ , and the output pole  $p_{\text{OUT}}$  may cause instability. Most of the prior fully integrated A-LDOs are only capable of delivering a load current of  $\langle 250 \text{ mA}$ , which is insufficient to supply a high-performance processor. In [\[6](#page-24-3)] a dual function LDO/ power-gating design with 4A output capability requires a 4μF capacitor in package and a 50 nF on-die compensation capacitor that increases the size and cost.

Another challenge is the performance degradation at a low input voltage. The downscaling of the fabrication process favors low  $V_{\text{IN}}$  to reduce the dynamic and leakage currents of the load circuits. The Internet of Things (IoT) and the wearable devices advanced significantly benefiting from low-power circuit technologies such as near-threshold voltage computing [[7](#page-24-4), [8](#page-24-5)]. In an advanced process, microprocessors can work in the near-threshold voltage (NTV) and even the sub-threshold voltage regions to save power [\[9](#page-25-0)]. When the input supply voltage goes down to the NTV or sub-threshold level, LDOs are still necessary for fine-grained voltage domain and individual performance power optimization. Nevertheless, we may not have sufficient voltage headroom for the analog error amplifier (EA) to drive the power transistor in an A-LDO. Thus, a large power transistor is necessary; besides, it would be hard to obtain a high loop gain with a low supply voltage.

Recently, the digital LDO (D-LDO), the switching LDO (S-LDO), and the hybrid architecture received significant attention, as they are more suitable for such applications. The organization of this chapter is the following: Section [2](#page-3-0) introduces the classic LDO control methods and power stage selection. Section [3](#page-11-0) details examples of analog-assisted and hybrid control digital LDOs. Section [4](#page-19-0) presents the ampere-level switching LDO for high-performance multicore processors. Finally, Sect. [5](#page-24-6) draws the conclusions.

#### <span id="page-3-0"></span>2 Control Method and Power Stage Selection

#### <span id="page-3-2"></span>2.1 Power Stage Comparison

According to the different regulation methods of the power stage, we can categorize the LDO into three types, as presented in Fig. [3](#page-3-1).

An A-LDO regulates the output voltage  $V_{\text{OUT}}$  by controlling the gate voltage  $V_G$ of the power transistor, while a D-LDO regulates  $V_{\text{OUT}}$  by controlling the number n of on/off power switches. Besides, the S-LDO regulates its  $V_{\text{OUT}}$  by modulating the duty cycle  $D$  of the power transistor. We can easily get the expressions for the output current  $I_{\text{OUT}}$  and the regulating factors:  $V_{\text{G}}$ , n, and D.

For the A-LDO,

$$
I_{\text{OUT}} = V_G \times g_m \tag{4}
$$

For the D-LDO,

$$
I_{\text{OUT}} \approx n \times I_{\text{UNIT}} \tag{5}
$$

For the S-LDO,

$$
I_{\text{OUT}} = D \times I_{\text{SW}} \tag{6}
$$

where  $g_m$  is the transconductance of the analog power transistors related to its load current,  $I<sub>UNIT</sub>$  is the unit current conducted through a single digital power switch cell in a D-LDO, and  $I_{SW}$  is the current conducted through the whole switching power transistor in an S-LDO.

In terms of output regulation continuity, analog control and switching control are continuous, while the digital control is of course discrete. In order to ensure the charge balance in the output, the control code of the D-LDO usually varies between

<span id="page-3-1"></span>

Fig. 3 LDO power stages with analog, digital, and switching control schemes

one and more adjacent codes. This is the limit cycle oscillation (LCO) in the D-LDO [\[10](#page-25-1)]. For a smaller LCO ripple, the simplest method uses a lower-resolution quantizer or dead-zone control but sacrificing the output accuracy. Unlike the digital control, the analog control and switching control can continuously regulate the output current, making it much easier to achieve high output accuracy. Besides, it is also easier to obtain a wide load range for the analog and switching control.

As discussed before, in the low  $V_{\text{IN}}$  condition, for the analog power stage, the gate voltage  $V_G$  needs to maintain a certain voltage ( $>100$  mV) in order that the output of the error amplifier can be in a normal operation range for a sufficient loop gain. Nevertheless, the gate voltage of the digital power transistor or the switching power transistor can be 0 V. The switch-like power transistor can conduct more current than the analog power transistor, thus saving silicon area. Additionally, the digital power and the switching power stages are friendly to process scaling.

<span id="page-4-0"></span>The frequency compensation is the key part of an LDO design. It is necessary to ensure that the LDO can remain stable over a wide load range. We can derive the transfer function of the three power stages; in the case of the analog power stage, it is

$$
A_{\text{VA}} = \frac{g_m R_O}{1 + sR_O C_L} \tag{7}
$$

where  $C_L$  is the output capacitor. Considering the output impedance  $R_P$  of the power transistors, we can obtain the output impedance  $R_O$ . Generally,  $R_O$  and  $R_L$  have a roughly linear relationship, simply as

$$
R_O = R_P // R_L \approx K \times R_L. \tag{8}
$$

<span id="page-4-1"></span>Assuming that the power transistors are in the saturation region, then

$$
g_m = \sqrt{2\mu_p C_{\text{OX}} \frac{W}{L} I_D} = \sqrt{2\mu_p C_{\text{OX}} \frac{W}{L} \times \frac{|V_{\text{OUT}}|}{R_L}}
$$
(9)

where  $\mu_p$  is the mobility of the charge carriers and  $C_{OX}$  is the gate-oxide capacitance per unit area.  $|V_{\text{OUT}}|$  represents the DC value of the output voltage. W and L are the width and length of the power transistor, respectively. Combining Eqs.  $(7)$  $(7)$ – $(9)$  $(9)$ , we have

$$
A_{\text{VA}} = K \times \sqrt{2\mu_p C_{\text{OX}} \frac{W}{L} \times |V_{\text{OUT}}| \times R_L} / (1 + sR_0 C_L).
$$
 (10)

assuming that the output pole is always within the bandwidth. With two orders of reduction of  $R<sub>O</sub>$ , the output pole also moves to two orders of higher frequency, but the gain of the output stage reduces only ten times, resulting in a significant increase in the bandwidth of the analog LDO under a heavy load condition. Then, the parasitic gate pole  $p<sub>G</sub>$  of the power transistors may be within the bandwidth, resulting

in a sharp deterioration of the phase margin. The variations of bandwidth and  $p_{\text{OUT}}$ greatly affect the loop stability.

Therefore, the gate pole  $p_G$ , the load-dependent  $g_m$ , and the output pole  $p_{\text{OUT}}$  are the main factors leading to LDO compensation difficulties. Besides, it is necessary to consider the process, voltage, and temperature (PVT) variations, which complicate the compensation. Prior analog LDOs usually require a complicated compensation using pole-zero tracking to achieve good stability over the full load range [\[11](#page-25-2), [12\]](#page-25-3).

In the steady state, the input and output voltages are constant; thus, the digital power stage and the switching power stage can be equivalent to a constant current source. For the digital power stage, the transfer function is

$$
A_{\rm VD} = \frac{I_{\rm UNIT}R_O}{1 + sR_OC_L} \tag{11}
$$

For the switching power stage, the transfer function is

$$
A_{\rm VS} = \frac{I_{\rm SW} R_O}{1 + sR_O C_L} \tag{12}
$$

where  $I_{\text{UNIT}}$  is the unit current conducted through a single power switch cell and  $I_{\text{SW}}$ is the current conducted through the whole switching power transistor. Since they are all fixed values when  $V_{\text{IN}}$  and  $V_{\text{OUT}}$  are constant, the digital output stage has a constant gain bandwidth product. With the output pole placed within the loop bandwidth, we can easily get a constant bandwidth that does not change with the load current, which is very useful for improving the stability and simplifying the compensation. Therefore, the digital power stage and the switching power stage are more suitable for high-current applications.

In addition, for the high-current large area applications, we should pay attention to the integration scheme of the LDO. This has great influence on the choice of the LDO's control methods. With the LDO placed on the side of the load with a centralized power stage, due to the small area of the LDO, the contact surface between the power transistor and the digital load is quite small. Then, the limited metal width would have difficulties in allowing a large load current to pass, which may result in electromigration (EM) issues and a large IR drop (Fig. [4](#page-6-0)).

The distributed power stage can increase the top metal resource and reduce the IR drop. For the long-distance signal transmission, digital signals have certain advantages over the analog signals, and we can add digital buffers on the signal path. Therefore, this is another important reason why we chose the digital/switching power stages for high current applications.

In addition to the advantages described above, the digital/switching power stages also have some disadvantages. The first is the output ripple, especially for the switching power stage. In order to reduce the output ripple, the switching LDO usually needs a large output capacitor and high switching frequency. The large output capacitor restricts its on-die applications and the high switching frequency leads a large quiescent current.

<span id="page-6-0"></span>

Fig. 4 Centralized power stage and distributed power stage

<span id="page-6-1"></span>

Fig. 5 Reliability issue comparison for the analog, digital, and switching LDOs

For the digital power stage, we should pay attention to reliability issues. As we know, for the analog/switching power stages, the load current and heat spread across all the power transistors. However, for the digital power stage, the load current and heat concentrate at the "on" power transistors (Fig. [5](#page-6-1)). In a large dropout voltage condition, the unit current through each power transistor significantly increases, making the load current and heat even more concentrated, which may cause serious EM and self-heating problems. We cannot solve easily these reliability issues with the layout. Reference [[13\]](#page-25-4) used a code roaming algorithm, and Refs. [\[14](#page-25-5), [15](#page-25-6)] mitigated the EM and self-heating issues by limiting the current through the power transistor. According to the above analyses, Table [1](#page-7-0) summarizes the specifications of the three power stage types.

We can choose the appropriate power stage according to the application requirements. It is also possible to combine two different power stages or control methods for better performance. For example, Ref. [[16\]](#page-25-7) adopts a digital/analog power stage for power supply rejection (PSR) improvement and LCO reduction; Ref. [\[17](#page-25-8)] obtains 5.6 mV/mA load regulation and a 20,000× dynamic load range by adding a sub-LSB switching power transistor to the original digital power stage; the power stage in Ref. [[18\]](#page-25-9) combines digital control and switching control, achieving 1 mA– 6.4 A wide load range, when comparing it with a pure switching control, and then leading to a driving current significant reduction.

|                                  | <b>LDO</b>                |                             |                            |
|----------------------------------|---------------------------|-----------------------------|----------------------------|
| Topology                         | Analog                    | Digital                     | Switching                  |
| <b>Regulation fineness</b>       | Continuous<br>(voltage)   | <b>Discrete</b><br>(number) | Continuous (duty<br>cycle) |
| Output accuracy                  | ٦                         | ×                           |                            |
| Large load capability            | ×                         |                             | ۰.                         |
| Wide load range                  | ٦                         | ×                           | ٦Ι                         |
| Low input power stage            | ×                         |                             | N                          |
| Distributed power<br>transistors | $\boldsymbol{\mathsf{x}}$ | ٦Ι                          | ٦I                         |
| Self-heating and EM              | N                         | ×                           | اد                         |
| Output ripple                    |                           | ×                           | $\times\times$             |

<span id="page-7-0"></span>Table 1 Power stage comparison

<span id="page-7-1"></span>

Fig. 6 Three controller types for LDOs

#### 2.2 LDO Controller

Figure [6](#page-7-1) shows the simple schematics of the three LDOs: A-LDO, D-LDO, and S-LDO. The A-LDO contains an error amplifier and RC compensation network, the D-LDO controller consists of a quantizer and control logic, while the switching LDO requires a high-speed comparator. Table [2](#page-8-0) summarizes the characteristics of the three controller types. We will discuss the three controllers in terms of output voltage accuracy, transient response, and design complexity.

The output voltage accuracy is a very important indicator for the LDO, usually affected by two aspects: one is the load/line regulation; the other is the manufacturing offset error. Due to the high-gain error amplifier (EA), the A-LDO can usually obtain a good load/line regulation, and the amplifier can easily achieve small offset through common centroid-matched transistors. However, in a low  $V_{\text{IN}}$  condition, the limited voltage headroom increases the difficulty of designing a high-gain EA. To solve this problem, we can use a heterogeneous power supply: the power supplies of the LDO controller and the power stage are different. For example, in many SoCs, there is a 1.8 V supply commonly used for I/O blocks and analog circuits, such as the bandgap reference, temperature sensors, and oscillators. We can use the 1.8 V supply

|                                  | LDO   |   |                                  |  |
|----------------------------------|---|---|----------------------------------|--|
| Topology                         | Analog  | Digital                                     | Switching                        |  |
| High output<br>accuracy          |   | $\boldsymbol{\mathsf{x}}$                   | $\Delta$                         |  |
| Ultra-low quies-<br>cent current |   |   | $\boldsymbol{\mathsf{x}}$        |  |
| Transient<br>response time       | $\approx \frac{1}{\text{RW}} + T_{\text{SR}}$ | $\approx \frac{1}{\text{RW}} + T_S$         | $\approx \frac{1}{BW}$           |  |
| Design<br>challenges             | Compensation and energy-<br>efficient driver  | Control logic, reliability<br>consideration | Driver loss and<br>output ripple |  |

<span id="page-8-0"></span>Table 2 Controller comparison

as the controller supply and the 1 V supply as the power stage supply. Of course, we could use a charge pump to generate a higher voltage for the controller.

The D-LDO quantifies the error between the output voltage  $V_{\text{OUT}}$  and the reference voltage  $V_{REF}$  and then transmits the digital error information to the control logic [[19\]](#page-25-10). The output accuracy depends on the quantization error. A shift registerbased D-LDO [[20\]](#page-25-11) consists of a clocked comparator acting as a one-bit analog-todigital converter (ADC), and a bidirectional shift register (SR) serving as an integrator, which can obtain high output accuracy but slow transient response. A multibit ADC-based D-LDO can obtain a much faster transient response. However, the quantizer resolution limits the output accuracy. Both  $[14, 21]$  $[14, 21]$  $[14, 21]$  adopt a six-bit ADC, of which the quantization resolution is approximately 5–7 mV. Further increasing the ADC resolution will exponentially complicate the digital proportional-integralderivative (PID) controller design, which may require higher power consumption and area. So far, there is no D-LDO achieving a load regulation of  $\leq$ 5 mV/A.

Figure [7](#page-9-0) shows commonly used quantizers that we can divide into voltage domain [[22,](#page-25-13) [23\]](#page-25-14) and time domain [\[24](#page-25-15)]. The voltage domain quantizer utilizes multiple comparators and voltage references to detect  $V_{\text{OUT}}$  changes ([[13](#page-25-4), [22\]](#page-25-13) have 6 comparators, [\[23](#page-25-14)] has 13 comparators). Still, the input offset voltage of the comparators may reduce the detection window or even cause sub-window overlapping. In order to obtain high output accuracy and maintain robust operation, the comparator offsets require calibration to guarantee a monotonic detection. An event-driven D-LDO [[18\]](#page-25-9) obtained fine regulation by using an analog amplifier and a two-bit only current mirror-based flash analog-to-digital converter (ADC), but it requires a  $1\mu$ F output capacitor to filter the output ripple to less than the minimum detection window of the ADC, limiting its fully integrated application.

The time-domain quantizers using time-to-digital converters (TDCs) and voltagecontrolled oscillators (VCOs) are friendly to process scaling and can work well at low  $V_{\text{IN}}$  voltages, but they are sensitive to PVT variations. References [[14,](#page-25-5) [24](#page-25-15)] utilized a pair of VCOs to resist PVT variations, which generate additional one cycle latency to the loop and still have local mismatches between the two VCOs. For high output accuracy, a piecewise multipoint calibration is usually necessary. Reference [\[21](#page-25-12)] only uses one six-bit TDC, but it requires a complex active calibration for the target code. Calibration is necessary for digital LDOs to obtain high output accuracy

<span id="page-9-0"></span>

Fig. 7 Voltage domain quantizer and time-domain quantizer in DLDOs

and robust operation but increases the cost and design complexity. In contrast, by using an error amplifier, the analog LDOs can easily achieve high output accuracy for its continuous regulation and high gain, without any calibration.

For the switching LDO, with the duty cycle continuously regulated, it can obtain high output accuracy by using a high-speed and high-accuracy comparator or combining it with the analog error amplifier. The S-LDO in Ref. [[25\]](#page-26-0) achieved 1.5 mV/A load regulation, and Ref. [\[26](#page-26-1)] also obtained an excellent load regulation of 1 mV/A.

The transient response is also another important indicator of the LDO. We evaluate the transient speed of an LDO by the response time  $T_R$ , defined as in [[27\]](#page-26-2):

$$
T_R = C_{\text{OUT}} \times \frac{\Delta V_{\text{OUT}}}{I_L} \times \frac{I_Q}{I_L},\tag{13}
$$

where  $\Delta V_{\text{OUT}}$  is the resultant output voltage spike,  $I_L$  is the maximum load current, and  $I<sub>O</sub>$  is the quiescent current. We can approximate  $T<sub>R</sub>$  as

$$
T_R \approx \frac{1}{BW} + T_{SR} + T_S,
$$
\n(14)

where BW is the loop bandwidth of the LDO,  $T_{SR}$  is the delay from a limited slew rate, and  $T<sub>S</sub>$  is the delay from the voltage error sampling.

Frequency compensation is also a key part of an analog LDO design, especially for high current wide bandwidth applications. The A-LDO can detect the  $V_{\text{OUT}}$ variation in real time and almost  $T_s \approx 0$ . The loop bandwidth and the gate-drive slew rate limit the transient response of an A-LDO. Then, flipped voltage follower (FVF)-based LDO is the most common in fast transient applications. For example, Ref. [\[4](#page-24-7)] obtained a sub-ns transient response due to >400 MHz loop bandwidth and an enhanced super source follower. In general, for a fast transient response, a high slew rate requires a large current. Designing an energy-efficient driver is another

challenge. The common methods include adaptive biasing [[28\]](#page-26-3), class-AB driver [\[29](#page-26-4)], and supper source follower [[4\]](#page-24-7).

To implement feedback control, D-LDOs adopted a range of control schemes, including integral feedback [\[20](#page-25-11)], dead-zone control [[30\]](#page-26-5), linear PID control [[21\]](#page-25-12), feedforward control [[31\]](#page-26-6), and nonlinear control [\[13](#page-25-4), [32](#page-26-7)]. I-control can achieve relatively high output accuracy but with slow transient response. Dead-zone control sets a dead-zone around  $V_{REF}$  and can remove the output voltage ripple, but the size of the dead-zone requires a cautious setting to avoid window overlapping. The PID control is a comprehensive feedback control scheme. The P-control can improve the transient response by providing an output current proportional to the  $V_{\text{OUT}}$  variation. The D-control helps to reduce the sharp  $V_{\text{OUT}}$  spikes. Similar to D-control, the feedforward scheme measures the  $V_{\text{OUT}}$  slope at the beginning of a droop event and then estimates the necessary amount of charge, which can further improve the load transient performance. For nonlinear control, when  $V_{\text{OUT}}$  drops to a certain threshold, it will suddenly turn on parts of the power transistors. Nevertheless, it can constitute an alternative way to minimize voltage droop during large load transients. Yet, this nonlinear trend may easily produce overshoot spikes on  $V_{\text{OUT}}$ . In addition, according to the analysis from Sect. [2.1,](#page-3-2) for wide input/output voltage range applications, D-LDOs need to add some control methods to solve the reliability issues of the power transistors in large dropout conditions.

The D-LDO has no slew rate limitation, but it requires several clock cycles to sample the output error and process the error information. For the shift register-based D-LDO in  $[20]$  $[20]$ , the response time of the linear search control is N. The successive approximation D-LDO [[17\]](#page-25-8) achieves a faster response time of  $N/2^N$ . By using a flash ADC  $[13]$  $[13]$  or an inverter-chain TDC  $[21]$  $[21]$ , we can reduce the response time to 1– 2 cycles. The higher operation frequency can improve the transient performance, but increasing power consumption, and also we have to consider the impact on stability.

A simple switching LDO operates in a hysteretic mode. It uses a high-speed comparator to amplify the error between  $V_{\text{REF}}$  and  $V_{\text{OUT}}$  into binary levels, with the comparator output signal applied to the switching power transistor. The propagation delay of the comparator and gate driver determines the transient response time, which is usually in sub-nanosecond or even in tens of picoseconds. In principle, since an error of a few mV is sufficient to drive the comparator output into a binary level, the DC load regulation error can be very small but related to the loop delay. The main drawback of an S-LDO is its coherent output ripple. It usually needs a large load capacitor and high switching frequency to reduce the output ripple. Since all the power transistors are in a switching state, there will be a large driving current. Therefore, we can only find the S-LDO in high-current application scenarios.

#### <span id="page-11-0"></span>3 Analog-Digital Hybrid LDO

Recently, hybrid LDOs (H-LDOs) gained much research and development interest for combining the advantages of both analog and digital architectures [\[33](#page-26-8)]. According to the hybrid methods, we can divide the analog/digital hybrid LDOs into three categories.

The first is the D-LDO with an analog-assisted loop in the digital feedback control [\[34](#page-26-9), [35](#page-26-10)]. From Fig. [8,](#page-11-1) the  $R_C$  and  $C_C$  form a high-pass filter to improve the load transient response. A favorable feature of this structure is that the baseline digital loop can work normally with a slow clock frequency, even if there is no analog loop. Also, since the analog and digital loops have largely different bandwidth, basically, they will not affect each other, maintaining low design complexity.

The second is the H-LDO with individual digital and analog loops in Fig. [9](#page-11-2). The power stage consists of a digital power stage in parallel with an analog power stage [\[16](#page-25-7)], or it can have a power transistor with two different operation states [\[36](#page-26-11)]. This structure can support the two loops working simultaneously or utilizes a finite-state

<span id="page-11-2"></span><span id="page-11-1"></span>

<span id="page-12-1"></span><span id="page-12-0"></span>

Fig. 11 Overall architecture of the analog-assisted tri-loop DLDO proposed in [\[34\]](#page-26-9)

machine (FSM) to control the operation of the two loops to obtain the best steadystate or dynamic performance. An obvious feature of this structure is that either loop can work independently [[37,](#page-26-12) [38\]](#page-26-13).

The third refers to the hybrid signal processing in a single loop, where the analog control and the digital control belong to the same feedback loop. Figure [10](#page-12-0) presents a hybrid control architecture [\[39](#page-26-14)]. This structure combines an analog error amplifier, a digital voltage sensor (TDC), and a digital power stage, mainly to meet the highcurrent application requirements with high output accuracy. Next, we will introduce hybrid LDO design examples for each of the three categories.

### <span id="page-12-2"></span>3.1 Analog-Assisted Digital LDOs

Figure [11](#page-12-1) presents an analog-assisted (AA) tri-loop D-LDO [[34\]](#page-26-9). Different from a conventional D-LDO, the  $V_{SSB}$  node of the gate driver of the power transistors does

<span id="page-13-0"></span>

Fig. 12 Equivalent circuits of the (a) baseline D-LDO, (b) AA-loop D-LDO, and (c) simulated unit current comparison [\[34\]](#page-26-9)

not connect to GND but is DC-biased to GND with a relatively large resistor  $R_C$  and AC coupled with  $V_{\text{OUT}}$  through a coupling capacitor  $C_{\text{C}}$ .

When a load transient occurs, the  $V_{\text{OUT}}$  droop coupled with the gate of the "on" power transistors can generate a larger instantaneous  $V_{GS}$  change and result in larger unit current  $I_{\text{UNIT}}$ . A factor K investigated in [[34\]](#page-26-9) evaluates the maximum unit current variations at the transient instant in the AA and the baseline schemes. Figure [12](#page-13-0) shows the equivalent power stage circuit of the baseline and the AA schemes. When  $V_{\text{OUT}}$  changes from  $V_{\text{OUT}}$  norm to  $V_{\text{OUT}}$  and the  $V_{\text{DS}}$  of the power transistors changes in the baseline, while both the  $V_{\text{GS}}$  and  $V_{\text{DS}}$  change in the AA-Loop. Figure [12c](#page-13-0) displays the simulated results, demonstrating the effectiveness of the AA scheme. With  $V_{\text{OUT}}$  swept from 0.5 V to 0.4 V, we can observe  $5 \times I_{\text{UNIT}}$ in the AA scheme and only obtained  $1.4 \times I_{\text{UNIT}}$  in the conventional structure. Obviously, a larger instantaneous unit current can significantly reduce the  $V_{\text{OUT}}$ droop. A similar phenomenon can happen during the load current down transient.

Figure [13](#page-14-0) exhibits the working principle of the tri-loop controlled D-LDO. Once the load transient occurs and the  $V_{\text{OUT}}$  exceeds the dead zone, coarse tuning activates, with a "C\_EN" signal generated. When  $C\_EN = 1$ , the power transistors

<span id="page-14-0"></span>

Fig. 13 Working principle of the trip-loop LDO

shift by L counts in each cycle, rapidly increasing the output current and decreasing the recovery time. When  $V_{\text{OUT}}$  is within the dead zone, the coarse control terminates, and the fine-tuning shifts by one count per cycle. At this moment,  $C$   $EN = 0$  and  $F_EN = 1$ . After several cycles of fine-tuning, the LDO will enter a freeze mode and stop all the SRs for saving steady-state quiescent current, and then we can eliminate the LCO.

For the above PMOS power stage, there are only a small number of power transistors turned-on in light load; thus, the AA-loop only works on these very few power transistors which is insufficient to compensate a large load transient. Reference [[35\]](#page-26-10) utilizes a NMOS power stage with an AA scheme to improve the load transient performance. Figure [14](#page-15-0) shows the NMOS power stage with a NAND-based AA loop (NAP). When  $V_{\text{OUT}}$  drops, the NMOS source follower naturally provides more current than the PMOS power stage.  $V_{CP}$  is one of the input signals of the NAND, DC biased to 2  $\times$  V<sub>DD</sub> by a resistor R<sub>1</sub> and AC coupled with the output voltage. When  $V_{\text{OUT}}$  has an undershoot voltage, the PMOS  $M_1$  with relatively large size can amplify the coupled AC signal to the gate of the NMOS power transistor. With a 20 mA load step with 3 ns edge time, the undershoot of the PMOS AA D-LDO is close to 426 mV, while the NMOS AA D-LDO has a smaller undershoot of 244 mV due to the NMOS intrinsic response. The NMOS D-LDO with a NAP loop obtains a superior transient response of only 96 mV undershoot.

# <span id="page-14-1"></span>3.2 An Analog-Proportional Digital Integral Multiloop Digital LDO

The AA-loop is a passive scheme to improve the transient response by increasing instantaneous current. Another scheme has directly in parallel a fast analog

<span id="page-15-0"></span>

Fig. 14 NMOS power stage with NAND-based AA loop [[35](#page-26-10)]

<span id="page-15-1"></span>

Fig. 15 The D-LDO with analog-proportional and digital integral control [[16](#page-25-7)]

proportional loop with the digital integral loop. Figure [15](#page-15-1) reveals a digital LDO with analog-proportional (AP) and digital integral (DI) control [[16\]](#page-25-7).

The traditional SR-based D-LDO is essentially an integral control, which can offer a high DC accuracy with low power consumption but also with slow response. The proportional control can respond fast but has a large DC error in the steady state. By combining these two controls, we can simultaneously obtain a fast transient response and high DC accuracy. We can implement the proportional control in an analog way.

The FVF-based LDO is a good choice for energy-efficient proportional control [\[2](#page-24-1)]. The analog power transistor  $M_{PA}$  and the common-gate PMOS  $M_2$  compose the fast Loop-1, to handle the fast transient. The FVF circuit can still operate normally in a low  $V_{IN}$  voltage. However, the AP part may take over all the current at a very light load condition; thus, we add Loop-2 for the load current-sharing regulation. Loop-2

<span id="page-16-0"></span>

Fig. 16 The timing diagram of the AP-DI LDO proposed in [\[16\]](#page-25-7)

consists of  $M<sub>PA</sub>, M<sub>2</sub>$ , and a two-stage error amplifier. We set the gate voltage of  $M<sub>2</sub>$ based on the difference between  $V_{\text{OUT}}$  and  $V_{\text{REF}}$ . Although the gain of Loop-2 may not be high, it can help to improve the PSR and output accuracy under light load conditions.

The digital integral part consists of three shift register-controlled power transistor arrays. Loop-4 is a coarse tuning, composed of M and H subsections. When  $V_{\text{OUT}}$ exceeds the preset boundaries ( $V_{REF-}$  to  $V_{REF+}$ ), the outputs of CMP<sub>2</sub> and CMP<sub>3</sub> trigger a fast regulation, in which the active number of power switches changes by 16 units every cycle. When  $V_{\text{OUT}}$  is within the ( $V_{\text{REF}}$  to  $V_{\text{REF+}}$ ) boundary, Loop-5 starts work, which is a fine-tuning with a high DC gain. The active number changes according to the output of  $\text{CMP}_1$ . Figure [16](#page-16-0) presents the timing diagram of the AP-DI LDO proposed in [\[16](#page-25-7)].

Figure [17](#page-17-0) shows the simulated load transient waveforms for load steps of 0–10 mA within a 5 ns edge time, where  $V_{\text{IN}} = 0.6$  V,  $V_{\text{REF}} = 0.55$  V, and  $CLK = 5$  MHz. With an AP-only LDO, the undershoot is 70 mV but with a large DC error. The DI-only LDO obtains good DC accuracy but a large undershoot of 550 mV, as well as a large LCO. The proposed AP-DI LDO not only delivers a fast transient response and good output accuracy but also eliminates the LCO in light load.

Figure [18](#page-17-1) presents the PSR improvement of the AP-DI LDO work in [\[16](#page-25-7)], where  $V_{\text{IN}} = 0.75$  V,  $V_{\text{OUT}} = 0.7$  V, and  $I_{\text{LOAD}} = 10$  mA. It is clear that the AP loop can significantly improve the PSR and Loop-2 is very effective.

<span id="page-17-0"></span>

Fig. 17 Simulated load transient waveforms with AP-DI, DI-only, and AP-only conditions

<span id="page-17-1"></span>

## 3.3 A 1.2A Calibration-Free Hybrid LDO with in-Loop Quantization

The hybrid LDOs in Sects. [3.1](#page-12-2) and [3.2](#page-14-1) are all for low-current applications. According to the discussions in Sect. [2.1,](#page-3-2) the digital power stage is appropriate for high-current and wide bandwidth applications. However, for high output accuracy and robust operation, calibration is necessary but increases the cost and design complexity. In contrast, analog LDOs utilize an analog amplifier that can easily achieve high output accuracy for its continuous regulation and high gain, without any calibration. Thus, we can try to combine an analog error amplifier and digital power stages to achieve large load capability and high output accuracy.

Figure [19](#page-18-0) presents the overall architecture of the hybrid LDO with in-loop quantization proposed in [\[26](#page-26-1)]. Its composition includes an analog EA with RC compensation, a five-bit TDC, digital power stage, and an auxiliary constant current (ACC) circuit. Unlike the conventional DLDO which directly quantizes the output

<span id="page-18-0"></span>

<span id="page-18-1"></span>Fig. 19 Overall architecture of the in-loop quantization hybrid LDO proposed in [[26](#page-26-1)]



Fig. 20 In-loop quantization

voltage, the proposed LDO utilizes an analog EA to pre-amplify the error between  $V_{\text{OUT}}$  and  $V_{\text{REF}}$ . Then, a five-bit TDC quantizes the buffered EA signal  $V_{\text{EAB}}$  and outputs a thermometer code directly to control the digital power transistors.

Figure [20](#page-18-1) illustrates the LDO structure comparison. When compared with the traditional analog LDO, this hybrid LDO replaces the analog driver with a digital TDC and replaces the power stage with a digital power stage. The inverter chainbased TDC is in the middle of the control loop; although it is sensitive to PVT variations, it will not affect the output accuracy benefitting from the closed-loop control because the error amplifier output can automatically track the PVT variations.

Since the current  $I<sub>UNIT</sub>$  through a unit power transistor varies a lot in a large dropout condition, it may cause reliability and stability issues [\[13](#page-25-4), [14](#page-25-5)]. We

<span id="page-19-1"></span>

Fig. 21 Small-signal analysis of the LDO proposed in [[26](#page-26-1)]

implement an auxiliary constant current (ACC) circuit to keep  $I<sub>UNIT</sub>$  constant. The ACC circuit consists of two loops, and its output voltage  $V_L$  has sink capability using the adaptive "GND" from the pre-driver. The control signals of the power transistors are actually in the  $[V_{IN} - V_L]$  domain. The  $V_L$  voltage tracks PVT variations to ensure that the unit current through the power transistor is equal to the defined value.

The traditional D-LDOs generally utilize the PID controller for loop stability. In the proposed hybrid LDO, we used an RC compensation to replace the digital PID controller and simplify the design by eliminating the analog-to-digital converter. Figure [21](#page-19-1) displays the small-signal model of the hybrid LDO proposed in [[26\]](#page-26-1). The RC compensation consists of the resistors  $R_1$  and  $R_2$  and capacitors  $C_1$  and  $C_2$ . Since the TDC's frequency far exceeds the loop bandwidth, we can simplify the five-bit TDC to a continuous voltage-to-digital model. Then, the transfer function of the loop is

$$
H(s) = \frac{\frac{N \times I_{\text{UNIT}}}{V_{\text{RANG}}} A_0 R_O (1 + sR_2 C_2) (1 + sR_1 C_1) \times \frac{1 - e^{-TS}}{sT}}{[1 + s(A_0 + 1)R_1 C_2] \left(1 + s\frac{R_2 C_1}{1 + A_0}\right) \left(1 + s\frac{C_{\text{TDC}}}{s_{\text{mm}}}\right) (1 + sR_O C_L)}
$$
(15)

There are three effective poles and two zeros in the whole loop.

#### <span id="page-19-0"></span>4 Multiphase Switching LDO

## 4.1 Ripple Analysis

The switching LDO can drive power transistors fast and accurately. However, it usually needs high switching frequency and a large capacitor to mitigate its output ripple, which restricts their application in low-power and low-cost scenarios. A traditional switching LDO with hysteretic control utilizes a high-speed comparator

<span id="page-20-0"></span>

Fig. 22 The charge-discharge model of a traditional hysteretic switching LDO

to amplify the errors between  $V_{REF}$  and  $V_{OUT}$  into binary levels. The comparator output controls the power transistor for turning it on and off, regulating the output current. Figure [22](#page-20-0) shows the charge-discharge model of a hysteretic switching LDO.

 $I_{SW}$  is the current through the power transistor when turned on, and  $I_L$  is the load current. In steady state, according to the charge-balance principle,

$$
I_{\text{SW}} \times T_{\text{ON}} = I_L \times T \tag{16}
$$

The duty cycle D is

$$
D = \frac{T_{\text{ON}}}{T} = \frac{I_L}{I_{\text{SW}}}.\tag{17}
$$

<span id="page-20-1"></span>The output ripple consists of two parts: the capacitor charging-discharging component  $\Delta V_{\text{CR}}$  and the contribution of its ESR that is  $\Delta V_{\text{ESR}}$ :

$$
\Delta V = \Delta V_{CR} + \Delta V_{ESR} = (1 - D)D \times I_{SW}/(C_L \times F) + I_{SW} \times R_{ESR}
$$
 (18)

where  $F = I/T$  is the switching frequency. In Eq. [\(18](#page-20-1)), the amplitude of the output ripple is related to the transistor current strength  $I_{SW}$ , switching frequency  $F$ , load capacitor  $C_{\text{L}}$ , and load current  $I_L$ . Assuming that  $D = 50\%$ ,  $I_{SW} = 1 \text{A}$ ,  $F = 1 \text{GHz}$ ,

<span id="page-21-0"></span>

<span id="page-21-1"></span>

Fig. 23 The PWM control switching LDO with a triangle input signal

and  $R_{\text{ESR}} = 5 \text{m}\Omega$ , the output capacitor  $C_L$  needs to be larger than 25 nF for a 15 mV output ripple. Considering the PVT variations of  $I_{SW}$ , the output capacitor should be even larger. Higher switching frequency can reduce the output ripple, but it increases the driver loss.

Table [3](#page-21-0) presents the load capability and the output capacitor comparison of the prior hysteretic switching LDOs. References [\[25](#page-26-0), [40](#page-26-15)] have large load capability and correspondingly need large output capacitors (481 nF in [[25\]](#page-26-0) and 750 nF in [[40\]](#page-26-15)), which require a special SOI process or a deep-trench process. Reference [\[41](#page-26-16)] fabricated in 16 nm CMOS with a 2.7 nF load capacitor can only drive a load current of 170 mA. We consider the ratio of output capacitance over the maximum load current  $K = C_L/I_{MAX}$  as the key performance index of switching LDOs. The K values in Table [3](#page-21-0) are 63.02 nF/A, 40.08 nF/A, and 15.88 nF/A, respectively. Such large K values restrict the application of hysteretic switching LDOs.

#### 4.2 RAMP-Based PWM Control

A hysteretic switching LDO does not fix the switching frequency, only determined by the loop propagation delay. In order to fix the switching frequency, we use a triangle wave to replace the DC reference voltage, as presented in Fig. [23.](#page-21-1)

<span id="page-21-2"></span>When  $V_{\text{RAMP}} > V_{\text{OUT}}$ , the comparator output will turn on the power switch and  $V_{\text{OUT}}$  rises. When  $V_{\text{RAMP}} < V_{\text{OUT}}$ , the comparator output will turn off the power switch and  $V_{\text{OUT}}$  drops. The switching frequency is equal to the triangle wave frequency. The  $V_{\rm RAMP}$  amplitude is usually much larger than the output ripple. Ignoring the impact of the output ripple, we can express the duty cycle  $D$  as

$$
D = \left(\frac{\text{RAMP}}{2} + V_{\text{REF}} - V_{\text{OUT}}\right) / \text{RAMP} = \frac{1}{2} + \frac{V_{\text{REF}} - V_{\text{OUT}}}{\text{RAMP}} = \frac{I_L}{I_{\text{SW}}} \tag{19}
$$

Equation ([19\)](#page-21-2) reveals the linear relationships between  $I_L$ ,  $V_{\text{OUT}}$ ,  $D$ , and RAMP.

## 4.3 Four-Phase PWM Control

With the frequency of the PMW (pulse width modulation) control fixed, we can utilize a four-phase triangle wave and split the total current  $I_{SW}$  into four small currents (Fig. [24\)](#page-22-0), with charging interleaved. When compared with the single-phase PWM control, the four-phase PWM control can reduce the maximum output ripple by 16 times.

# 4.4 Current Balancing

The current-sharing can be a serious issue in multiphase control, which determines the ripple cancellation effect. For the four-phase switching LDO,

$$
I_L = \left(\frac{I_{SW}}{4} \times D_0\right) + \left(\frac{I_{SW}}{4} \times D_1\right) + \left(\frac{I_{SW}}{4} \times D_2\right) + \left(\frac{I_{SW}}{4} \times D_3\right) \tag{20}
$$

The unbalanced current is

$$
\Delta I = \frac{I_{\rm SW}}{4} \times \Delta D \tag{21}
$$

The input offset voltage of the comparator will cause a duty cycle error. Since a small error in  $D$  only causes small unbalanced current, we recommend calibrating the comparators for a good load sharing.

<span id="page-22-0"></span>

Fig. 24 The four-phase PWM control charging/discharging mode

## 4.5 Dual-Loop Four-Phase PWM Control Switching LDO

Since the reference input of the comparator becomes a triangle wave, the  $V_{\text{OUT}}$ voltage cannot obtain high DC accuracy. We add a high-gain error amplifier before the PWM controller to improve the output accuracy. Figure [25](#page-23-0) shows the overall architecture of the dual-loop four-phase PWM switching LDO [[26\]](#page-26-1). The resistor  $R_1$ and capacitor  $C_1$  constitute the loop compensation circuit, and we used  $R_F$  to realize the active voltage positioning (AVP) function. We can adjust  $R_F$  to obtain different AVP effects. In addition to the four-phase PMW control, we introduced two other ripple reduction techniques: (1) current-limited power cells acting as constant current source for resisting PVT variations and (2) hybrid fast-slow power transistors, with a ratio of 4:1.

Distinctive from conventional LDO designs that consider the controller and the power transistor as a whole, we can design such switching LDO like a Lego set. Each power cell has a load capability of 220 mA; after we design the controller, the switching LDO can scale to different load applications by increasing or decreasing the number of power cells, even without redesigning the main circuits and layouts, which is very flexible and convenient.

<span id="page-23-0"></span>

Fig. 25 Overall architecture of the dual-loop four-phase switching LDO in [[26](#page-26-1)]

## <span id="page-24-6"></span>5 Conclusions

This chapter discussed the characteristics and design considerations of each of the three LDO types (analog, digital, switching) in terms of the power stage and the control methods, for integration in nanoscale processes. The conventional analog, digital, and switching LDOs all have some inherent shortcomings or limitations. Many recent research works obtained better performances by using a hybrid architecture that combined the advantages of different control schemes. Design example-1 adopts a high-pass analog-assisted loop to improve the transient response of a digital LDO. Design example-2 utilizes the analog-proportional and digital integral control for enhancing the PSR and improves the load transient response. In addition, by combining the analog error amplifier and the distributed digital power stage (example-3), or switching power stage (example-4), the two LDOs obtained ampere-level load current capability, as well as high output accuracy and fast transient response. In brief, there is no perfect architecture for all applications but only the most suitable architecture for a specific application. We need to choose the LDO structure based on the application requirements, not limited to specific control loop and power stage types.

#### <span id="page-24-0"></span>References

- 1. Kim, S. T., et al. (2016). Enabling wide autonomous DVFS in a 22 nm graphics execution core using a digitally controlled fully integrated voltage regulator. IEEE Journal of Solid-State Circuits, 51(1), 18–30.
- <span id="page-24-1"></span>2. Lu, Y., Wang, Y., Pan, Q., Ki, W.-H., & Yue, C. P. (2015). A fully-integrated low-dropout regulator with full-spectrum power supply rejection. IEEE Transactions on Circuits and Systems I: Regular Papers, 62(3), 707–716.
- 3. Huang, M., Feng, H., & Lu, Y. (2019). A fully-integrated FVF-based low-dropout regulator with wide load capacitance and current ranges. IEEE Transactions on Power Electronics, 34(12), 11880–11888.
- <span id="page-24-7"></span>4. Cai, G., et al. (2021). A fully integrated FVF LDO with enhanced full-spectrum power supply rejection. IEEE Transactions on Power Electronics, 36(4), 4326–4337.
- <span id="page-24-2"></span>5. Guo, J., & Leung, K. N. (2010). A 6-μW chip-area-efficient output-capacitorless LDO in 90-nm CMOS technology. IEEE Journal of Solid-State Circuits, 45(9), 1896–1905.
- <span id="page-24-3"></span>6. Luria, K., Shor, J., Zelikson, M., & Lyakhov, A. (2015, February). Dual-use low-drop-out regulator / power gate with linear and on-off conduction modes for microprocessor on-die supply voltages in 14nm. In IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 156–157.
- <span id="page-24-4"></span>7. Kim, S., & Seok, M. (2015). Variation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique. IEEE Journal of Solid-State Circuits, 50(6), 1478–1490.
- <span id="page-24-5"></span>8. Al-Fuqaha, A., Guizani, M., Mohammadi, M., Aledhari, M., & Ayyash, M. (2015). Internet of things: A survey on enabling technologies, protocols, and applications. IEEE Communications Surveys & Tutorials, 17(4), 2347–2376.
- <span id="page-25-0"></span>9. Jain, S., et al. (2012, February). A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS. In IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 66–68.
- <span id="page-25-1"></span>10. Huang, M., Lu, Y., Seng-Pan, U., & Martins, R. P. (2016). Limit cycle oscillation reduction for digital low dropout regulators. IEEE Transactions on Circuits and Systems II: Express Briefs, 63(9), 903–907.
- <span id="page-25-2"></span>11. Lin, Y. H., Zheng, K. L., & Chen, K. H. (2008). Smooth pole tracking technique by power MOSFET array in low-dropout regulators. IEEE Transactions on Power Electronics, 23(5), 2421–2427.
- <span id="page-25-3"></span>12. Kwok, K. C., & Mok, P. K. T. (2003, May). Pole-zero tracking frequency compensation for low dropout regulator. In Proceedings of IEEE International Symposium on Circuits and Systems (ISCAS), pp. 379–382.
- <span id="page-25-4"></span>13. Muthukaruppan, R., et al. (2017, September). A digitally controlled linear regulator for per-core wide-range DVFS of atom cores in 14nm tri-gate CMOS featuring non-linear control, adaptive gain and code roaming. In Proceedings of 43rd IEEE European Solid State Circuits Conference (ESSCIRC), pp. 275–278.
- <span id="page-25-5"></span>14. Mahajan, T., et al. (2017, April). Digitally controlled voltage regulator using oscillator-based adc with fast-transient-response and wide dropout range in 14nm CMOS. In Proceedings of IEEE Custom Integrated Circuits Conference (CICC), pp. 1–4.
- <span id="page-25-6"></span>15. Meinerzhagen, P., et al. (2018, February). An energy-efficient graphics processor featuring finegrain DVFS with integrated voltage regulators, execution-unit turbo, and retentive sleep in 14nm tri-gate CMOS. In IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 38–39.
- <span id="page-25-7"></span>16. Huang, M., Lu, Y., & Martins, R. P. (2020). An analog-proportional digital-integral multiloop digital LDO with PSR improvement and LCO reduction. IEEE Journal of Solid-State Circuits, 55(6), 1637–1650.
- <span id="page-25-8"></span>17. Salem, L. G., Warchall, J., & Mercier, P. P. (2017, February). A 100nA-to-2mA successiveapproximation digital LDO with PD compensation and sub-LSB duty control achieving a 15.1ns response time at 0.5V. In IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 340–342.
- <span id="page-25-9"></span>18. Jung, D., et al. (2021, February). A distributed digital LDO with time-multiplexing calibration loop achieving 40A/mm<sup>2</sup> current density and 1mA-to 6.4A ultra-wide load range in 5nm FinFET CMOS. In IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 414–415.
- <span id="page-25-10"></span>19. Huang, M., Lu, Y., & Martins, R. P. (2020). A comparative study of digital low dropout regulators. Journal of Semiconductors, 41(11), 111405.
- <span id="page-25-11"></span>20. Okuma, Y., et al. (2010, September). 0.5-V input digital LDO with 98.7% current efficiency and 2.7-μA quiescent current in 65nm CMOS. In Proceedings of IEEE Custom Integrated Circuits Conference (CICC), pp. 98–101.
- <span id="page-25-12"></span>21. Bang, S., et al. (2020, February). A fully synthesizable distributed and scalable all-digital LDO in 10nm CMOS. In IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 380–382.
- <span id="page-25-13"></span>22. Yuan, Z., Fan, S., et al. (2020). A 100 MHz, 0.8-to-1.1V, 170mA digital LDO with 8-cycles mean settling time and 9-bit regulating resolution in 180-nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(9), 1664–1668.
- <span id="page-25-14"></span>23. Sun, X., Boora, A., et al. (2019, February). A 0.6-to-1.1V computationally regulated digital LDO with 2.79-cycle mean settling time and autonomous runtime gain tracking in 65nm CMOS. In IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 230–231.
- <span id="page-25-15"></span>24. Kundu, S., Liu, M., Wen, S.-J., Wong, R., & Kim, C. H. (2019). A fully integrated digital LDO with built-in adaptive sampling and active voltage positioning using a beat-frequency quantizer. IEEE Journal of Solid-State Circuits, 54(1), 109–120.
- <span id="page-26-0"></span>25. Perez, M. E., et al. (2020). Distributed network of LDO microregulators providing submicrosecond DVFS and IR drop compensation for a 24-core microprocessor in 14-nm SOI CMOS. IEEE Journal of Solid-State Circuits, 55(3), 731–743.
- <span id="page-26-1"></span>26. Mao, X., Lu, Y., & Martins, R. P. (2022). A scalable high-current high-accuracy dual-loop fourphase switching LDO for microprocessors. IEEE Journal of Solid-State Circuits, 57(6), 1841–1853.
- <span id="page-26-2"></span>27. Hazucha, P., et al. (2005). Area-efficient linear regulator with ultra-fast load regulation. IEEE Journal of Solid-State Circuits, 40(4), 933–940.
- <span id="page-26-3"></span>28. Magod, R., Bakkaloglu, B., & Manandhar, S. (2018). A 1.24 μA quiescent current NMOS low dropout regulator with integrated low-power oscillator-driven charge-pump and switched capacitor pole tracking compensation. IEEE Journal of Solid-State Circuits, 53(8), 2356–2367.
- <span id="page-26-4"></span>29. Zhao, X., Zhang, Q. S., et al. (2022). A high-efficiency fast-transient LDO with low-impedance transient-current enhanced buffer. IEEE Transactions on Power Electronics, 37(8), 8976–8987.
- <span id="page-26-5"></span>30. Kim, S. J., Kim, D., Pu, Y., Shi, C., & Seok, M. (2019, June). A 0.5-1V input event-driven multiple digital low-dropout-regulator system for supporting a large digital load. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. C128–C129.
- <span id="page-26-6"></span>31. Kim, D., Kim, S., Ham, H., Kim, J., & Seok, M. (2018, June). 0.5V-V<sub>IN</sub>, 165-mA/mm<sup>2</sup> Fully-Integrated Digital LDO based on Event-Driven Self-Triggering Control. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 109–110.
- <span id="page-26-7"></span>32. Oh, J., Park, J. E., et al. (2020, February). A 480mA output-capacitor-free synthesizable digital LDO using CMP-triggered oscillator and droop detector with 99.99% current efficiency, 1.3ns response time and 9.8A/mm<sup>2</sup> current density. In IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 382–384.
- <span id="page-26-8"></span>33. Huang, M., Lu, Y., & Martins, R. P. (2021). Review of analog-assisted-digital and digitalassisted-analog low dropout regulators. IEEE Transactions on Circuits and Systems II: Express Briefs, 68(1), 24–29.
- <span id="page-26-9"></span>34. Huang, M., Lu, Y., Seng-Pan, U., & Martins, R. P. (2017, February). An output-capacitor free analog-assisted digital low-dropout regulator with tri-loop control. In IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 342–343.
- <span id="page-26-10"></span>35. Ma, X., Lu, Y., Li, Q., Ki, W.-H., & Martins, R. P. (2020). An NMOS digital LDO with NANDbased analog-assisted loop in 28-nm CMOS. IEEE Transactions on Circuits and Systems I: Regular Papers, 67(11), 4041–4052.
- <span id="page-26-11"></span>36. Lu, Y., Yang, F., Chen, F., & Mok, P. K. T. (2018, February). A 500mA analog-assisted digital-LDO-based on-chip distributed power delivery grid with cooperative regulation and IR-drop reduction in 65nm CMOS. In IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 310–312.
- <span id="page-26-12"></span>37. Huang, M., Lu, Y., Seng-Pan, U., & Martins, R. P. (2018). An analog-assisted tri-loop digital low-dropout regulator. IEEE J Solid-State Circuits, 53(1), 20–33.
- <span id="page-26-13"></span>38. Huang, M., Lu, Y., & Martins, R. P. (2020). Partial analogue‐assisted digital low dropout regulator with transient body-drive and  $2.5 \times$  FOM improvement. *Electronics Letters*, 54(5), 282–283.
- <span id="page-26-14"></span>39. Mao, X., Lu, Y., & Martins, R. P. (2022). A 1.2-A calibration-free hybrid LDO with in-loop quantization and auxiliary constant current control achieving high accuracy and fast DVS. IEEE Transactions on Circuits and Systems I: Regular Papers, 69(11), 4443–4452.
- <span id="page-26-15"></span>40. Toprak-Deniz, Z., et al. (2014, February). Distributed system of digitally controlled microregulators enabling per-core DVFS for the POWER8 microprocessor. In IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers, pp. 98–99.
- <span id="page-26-16"></span>41. Kudva, S. S., et al. (2018, April). A switching linear regulator based on a fast-self-clock comparator with very low probability of meta-stability and a parallel analog ripple control module. In Proceedings of IEEE Custom Integrated Circuits Conference (CICC), pp. 1-4.