

Orchestrated Co-scheduling, Resource Partitioning, and Power Capping on CPU-GPU Heterogeneous Systems via Machine Learning

Issa Saba, Eishi Arima
 ${}^{\textrm{\tiny{\rm (E)}}}$, Dai Liu, and Martin Schulz

Technical University of Munich, Garching, Germany *{*issa.saba,eishi.arima,dai.liu,martin.w.j.schulz*}*@tum.de

Abstract. CPU-GPU heterogeneous architectures are now commonly used in a wide variety of computing systems from mobile devices to supercomputers. Maximizing the throughput for multi-programmed workloads on such systems is indispensable as one single program typically cannot fully exploit all avaiable resources. At the same time, power consumption is a key issue and often requires optimizing power allocations to the CPU and GPU while enforcing a total power constraint, in particular when the power/thermal requirements are strict. The result is a system-wide optimization problem with several knobs. In particular we focus on (1) co-scheduling decisions, i.e., selecting programs to co-locate in a space sharing manner; (2) resource partitioning on both CPUs and GPUs; and (3) power capping on both CPUs and GPUs. We solve this problem using predictive performance modeling using machine learning in order to coordinately optimize the above knob setups. Our experiential results using a real system show that our approach achieves up to 67% of speedup compared to a time-sharing-based scheduling with a naive power capping that evenly distributes power budgets across components.

Keywords: Co-scheduling · Resource partitioning · Power capping · CPU-GPU heterogeneous systems · Machine learning

1 Introduction

Heterogeneous CPU-GPU architecture are now broadly used in a wide variety of computing systems, including mobile devices, PCs, datacenter servers, and HPC systems. For instance, over 160 out of the 500 top-class supercomputers are now GPU-accelerated systems (as of Jun 2022) [\[1\]](#page-15-0). This trend is driven by the end of Dennard scaling [\[14](#page-15-1)], i.e., the exponential growth of single-thread performance in microprocessors had ceased, and the industry rather shifted toward thread-level parallelism and heterogeneous computing using domain specific accelerators [\[15\]](#page-15-2). GPUs are one of the most commonly used accelerators due to their wide range of application areas, including image processing, scientific computing, artificial intelligence and data mining.

As computing systems are becoming more powerful and more heterogeneous using a wide variety of resources, it also becoming more difficult to fully utilize the entirety of compute resources by one single application. One reason behind the trend is that it is not always easy to identify a large enough fraction of a code that can be ported to GPUs (or any other accelerator) while balancing loads across all the processing units (CPU, GPU, or any accelerators). Further, the scalability of applications inside of a chip can be limited by various factors such as intensive memory accesses and shared resource contentions, which can induce a significant waste of compute resources.

Therefore, **co-scheduling**, i.e., co-locating multiple processes in a space sharing manner, is a key feature to mitigate resource wastes and to maximize throughput on such systems, if the processes are complimentary in their resource usage. To achieve the latter, a sophisticated mechanism to **partition resources** at each component and allocate them accordingly to co-scheduled processes is indispensable. Recent commercial CPUs and GPUs support such resource partitioning features: (1) one can designate physical core allocations to co-scheduled processes on CPUs; and (2) GPUs have begun to support hardwarelevel resource partitioning features for co-locating multiple processes—one example is NVIDIA's Multi-Instance GPU (or MIG) feature that is supported in the *most recent* high-end GPUs to enable co-locating multiple programs at the same chip while partitioning it at the granularity of GPC [\[21](#page-15-3)].

Meanwhile, as power (or energy) consumption is now a first-order concern in almost all the computing systems from embedded devices to HPC systems [\[10](#page-15-4), [22](#page-15-5)[,23](#page-15-6)], performance optimizations for modern computing systems, including coscheduling, must consider power optimization and in most cases also hard power limits or constraints. Once a power constraint is set on a system, the power budgets must be distributed to components accordingly so as to maximize the performance while keeping the constraint. To realize such a mechanism, modern CPUs and GPUs now support **power capping** features that set a power limit at the granularity of chip (or even at a finer granularity for some hardware).

Driven by the above trends, this paper explicitly targets the combination of co-scheduling, resource partitioning, and power capping on CPU-GPU heterogeneous systems, and provides a systematic solution to co-optimize them using a machine-learning-based performance model as well as a graph-based scheduling algorithm. Our model takes both application profiles and hardware knob states into account as its inputs and returns the estimated performance of the co-located applications as the output. More specifically, the profiles are based on hardware performance counters, and the hardware knob states include resource partitioning and power capping on both the CPU and GPU. We use this performance model to estimate the best performance of different hardware setups for a given application pair, which is used to determine the best co-scheduling pairs in a graph-based algorithm, i.e., Edmonds' algorithm [\[13](#page-15-7)].

The followings are the major contributions of this paper:

1. We comprehensively and systematically optimize (1) co-scheduling pair selections, (2) resource partitioning at both CPU and GPU, and (3) power budgeting on both CPU and GPU, using a real CPU-GPU heterogeneous hardware platform.

- 2. We define an optimization problem and provide a systematic solution to select the best job pair and the best hardware setups including resource partitioning and power capping on CPU/GPU.
- 3. We develop a machine-learning-based performance model that takes both the characteristics of the co-located applications and the hardware states (including partitioning and power capping on CPU/GPU) into account.
- 4. We solve the optimization problem by using the above performance model building on the graph-based Edmonds' algorithm.
- 5. We quantify the benefits of our approach by using a real hardware, and show that we improve the system throughput by 67% compared to a time-sharingbased scheduling with a naive power capping that evenly distributes the power budgets across the CPU and GPU.

2 Related Work

Ever since multi-core processors appeared on the market, co-scheduling, resource partitioning, and power capping have been studied. However, ours is the first work that covers all of the following aspects simultaneously: (1) targeting CPU-GPU heterogeneous systems; (2) comprehensively co-optimizing co-scheduling pair selections, resource partitioning, and power capping, using machine-learning-based performance modeling and a graph-based algorithm; and (3) quantifying the benefits using a real hardware that is capable of both resource partitioning and power capping at both the CPU and the discrete GPU.

M. Bhadauria et al. explored co-scheduling multi-threaded programs in a space sharing manner using a multi-core processor [\[9\]](#page-15-8). S. Zhuravlev et al. focused on the shared resource contention across co-located programs on multi-core processors and proposed a scheduler-based solution to mitigate the interference [\[26](#page-16-0)]. R. Cochran et al. proposed Pack & Cap that optimizes the scale of multi-threaded applications via the thread packing technique while applying power capping [\[12](#page-15-9)]. Then, H. Sasaki et al. provided a sophisticated powerperformance optimization method that coordinates the thread packing technique and DVFS for multi-programmed and multi-threaded environments [\[24\]](#page-16-1). These seminal studies provided insightful ideas, *however they did not target CPU-GPU heterogeneous systems.*

Few studies looked at the combination of co-scheduling and power capping on *CPU-GPU heterogeneous systems*. Q. Zhu et al. worked on the combination of job scheduling and power capping for integrated CPU-GPU systems [\[25\]](#page-16-2), but they did not cover the following aspects: resource partitioning inside of CPU/GPU; and co-scheduling multiple processes on the GPU in a space sharing manner. R. Azimi et al. developed a framework called PowerCoord that allocates power budgets to components on CPU-GPU heterogeneous systems for co-scheduled workloads [\[5\]](#page-15-10), but their work did not target adjusting the resource partitions as well. *Recent hardware advances (e.g., NVIDIA MIG feature* [\[4](#page-15-11)[,21](#page-15-3)]*) made it possible to apply both the process co-location and resource partitioning on both CPUs and GPUs, which opened up new optimization opportunities.*

There have been several studies that utilize machine learning (including linear regression) for performance/power modeling in the literature. B. Lee et al. utilized the linear regression to predict performance for CPUs $[18]$. E. Ipek et al. conducted microarchitectural design space explorations using a neural network [\[17\]](#page-15-13). B. Barnes et al. proposed a statistical approach to predict performance of parallel applications [\[7](#page-15-14)]. H. Nagasaka et al. constructed a power consumption model for GPUs that is based on the linear regression and hardware performance counters [\[19](#page-15-15)]. Beyond these pioneering studies, machine-learningbased approaches have been utilized also for more complicated system design and optimization purposes such as: clock frequency setups at both CPU and GPU at the same time on a CPU-GPU integrated chip [\[6](#page-15-16)]; power capping setups on CPU, DRAM, and NVRAM [\[3\]](#page-15-17); coordination of thread/page mapping and prefetcher configurations [\[8\]](#page-15-18); and CPU-GPU heterogeneous chip designs in the industry [\[16\]](#page-15-19). We follow the literature and utilize a neural network that is tailored to solve our new problem.

3 Motivation, Problem, and Solution Overview

3.1 Motivation: Technology Trends

Setting a power cap on a processor is a crucial feature and is now supported on a variety of commercial CPUs and GPUs. One prominent use case for this feature is to protect a chip from overheating and, instead of having to be conservative, to adjust the needed settings to the machine environment such as the cooling facility. Another prominent use case is enabling a hierarchical and cooperative power budgeting across components or compute nodes while keeping a total power constraint, which has been widely studied from standalone computers to large-scale systems, including datacenters and supercomputers [\[10,](#page-15-4)[22](#page-15-5)[,23](#page-15-6)]. In our work, we target CPU-GPU heterogeneous computing systems (or nodes) and optimize the power cap setups on both CPU and GPU in order to maximize performance under a total node power constraint.

As compute nodes are becoming fatter and systems more heterogeneous, it is also becoming more difficult to fully utilize an entire node's resources by one single process. For instance, compute resources are typically under utilized for memory-bound applications, while memory bandwidth is often wasted for compute-bound applications. Further, some applications are suitable for running on GPUs, but others are not. To improve resource utilization, mixing different kinds of processes and co-scheduling (or co-locating) them on the node at the same time while setting resource allocations accordingly at both the CPU and GPU is a desired feature.

3.2 Problem Definition

Figure [1](#page-4-0) illustrates the overall problem we target in this paper. Here, we assume that we have one single job (or process) queue on the system (Q) . We convert

Fig. 1. Problem overview

the job queue into a list of job sets (or pairs) to co-schedule (JS_1, JS_2, \dots) . Note these jobs are selected from inside of the window (*W*) on the queue. The concurrency, i.e., the maximum number of jobs launched at a time, is limited by a given parameter (C) , and we particularly target $C = 2$ in this paper, meaning that no more than 2 CPU-GPU jobs will be co-scheduled at any given time. This value was chosen as for higher values no polynomial-time algorithms for job-set selection is known. We represent a set of these scheduling parameters as $SP = \{C, W\}$. When launching/co-locating the *i*th job set (JS_i) , we optimize the hardware knob configurations (HC_i) , i.e., resource partitioning on CPU/GPU (R_i^c/R_i^g) as well as the power cap setups on CPU/GPU (P_i^c/P_i^g) . Note, the sum of the power caps must be less than or equal than the given total power constraint *^Ptotal*.

The following is the mathematical formulation as an optimization problem:

$$
inputs Q = \{J_1, J_2, \cdots, J_W\}, P_{total}, SP
$$

\n
$$
outputs L_{JS} = \{JS_1, JS_2, \cdots\}, L_{HC} = \{HC_1, HC_2, \cdots\}
$$

\n
$$
min \sum_{i=1}^{|L_{JS}|} CoRunTime(JS_i, HC_i)
$$

\n
$$
s.t. \quad CoRunTime(JS_i, HC_i) \le SolORunTime(JS_i, P_{total})
$$

\n
$$
P_i^c + P_i^g \le P_{total}, \ 1 \le |JS_i| \le C
$$

\n
$$
(\forall i : 1 \le i \le |L_{JS}| (= |L_{HC}|))
$$

\n
$$
JS_1 \cup \cdots \cup JS_{|L_{JS}|} = Q, \ |JS_1| + \cdots + |JS_{|L_{JS}|}| = W
$$

The inputs are the job queue, the total power cap setup, and the set of the scheduling parameters. The outputs are the lists of job sets (L_{JS}) and the associated hardware configurations (L_{HC}) . The objective is to minimize the sum of the co-run execution time (*CoRunTime*), each of which is a function of the co-located jobs as well as the hardware configurations.

We take several constraints for this optimization problem into count: the first is the requirement that the space-sharing co-run execution should take shorter time than the time-sharing execution with exclusive solo-runs under the power

Parameter or Function	Remarks
Q	A list or queue of jobs: $Q = \{J_1, J_2, \cdots, J_W\}$
J_i	<i>i</i> th job in the job list (or queue)
\mathcal{P}_{total}	The total power cap for the target computing node
SP	A set of scheduling parameters: $SP = \{C, W\}$
\mathcal{C}	The maximum number of concurrently executed jobs
W	The number of scheduling targets on the job queue
$L_{\rm JS}$	A list of job sets to be co-scheduled: $L_{\text{JS}} = \{JS_1, JS_2, \dots\}$
JS_i	ith set of jobs in L_{JS} to be co-scheduled
L_{HC}	A list of hardware configurations associated with the job sets:
	$L_{HC} = \{HC_1, HC_2, \cdots\}$
HC_i	The hardware configurations for <i>i</i> th job set: $HC_i = \{R_i^c, R_i^g, P_i^c, P_i^g\}$
$R_i^*(* = c/g)$	The resource partitioning setup on CPU/GPU for <i>i</i> th job set
$P_i^*(* = c/g)$	The power cap set up on CPU/GPU for ith job set
$CoRunTime (JSi, HCi)$	The total execution time when co-locating JS_i with HC_i
$SoloRunTime(\text{JS}_i, P_{total})$	The total time when executing JS_i in a time-sharing manner under the total
	power cap (P_{total}) ; The power caps to CPU/GPU are optimized for each job
	execution

Table 1. Definitions of parameters/functions

Fig. 2. Workflow of our solution

cap (*SoloRunT ime*)—otherwise we should not co-schedule them. The second one is the power constraint, i.e., the sum of the CPU/GPU power caps must be less than or equal to the total node power cap. The next constraint regulates the concurrency on the system, i.e., the number of jobs in a set to be co-scheduled (JS_i) must be less than or equal to *C*. The last two constraints specify that the list of job sets (L_{JS}) must be created from the job queue (Q) in a mutually exclusive and collectively exhaustive manner. Note Table [1](#page-5-0) summarizes the parameters/functions used.

3.3 Solution Overview

Figure [2](#page-5-1) depicts the overall workflow of our approach. As shown in the figure, it consists of an offline (right) and an online part (left).

During the offline part, we train the coefficients of our performance model, which we describe later in the paper, by using a predetermined benchmark set. More specifically, by executing various job sets while changing the hardware configurations, we generate a large enough number of data sets, which are used as inputs for the model training.

During the online part, we solve the optimization problem described in Sect. [3.2.](#page-3-0) This solution process consists of three parts (from top to bottom), and they work in a cooperative manner. We first determine the list of co-scheduling job sets (L_{JS}) and return it with the associated list of optimal hardware configurations (L_{HC}) (top part in the left figure). This component then communicates with the next stage (middle part in the left figure), i.e., continuously sends a temporal job set (JS) and receives the estimated co-run execution time (*CoRunT ime*) along with the optimal hardware configurations (HC) and the solo-run time (*SoloRunT ime*), which are used for the scheduling decisions. The component in the middle optimizes the hardware configurations (HC) for the job set (JS) given by the previous component. More specifically, it continuously sends the job set (JS) and a temporal hardware configuration (HC) to the third part (bottom part in teh left figure) and receives the estimated slowdowns until finding the optimal hardware configuration. The latter component estimates the slowdowns for the given jobs (JS) with the given hardware configuration (HC) by using the associated job profiles as well as the model coefficients obtained in the offline model training. Here, we assume that the profile of a job is collected beforehand during its first run without co-scheduling nor power capping^{[1](#page-6-0)}. The details are described in the next section that provides also the definitions of $SoloRunAppTime(P_{max})$, F_k^j , and *Slowdown* shown in the figure.

4 Modeling and Optimization

4.1 Slowdown Estimation for a Given Job Set and Hardware Setup

Metric Formulations: We first provide simple formulations for the metrics appeared in Sect. [3.2](#page-3-0) as follows:

$$
CoRunTime(\text{JS}, \text{HC}) = \max_{\text{J}_j \in \text{JS}} CoRunAppTime_j(\text{JS}, \text{HC})
$$

\n
$$
SoloRunTime(\text{JS}, P_{total}) = \sum_{\text{J}_j \in \text{JS}} SoloRunAppTime_j(P_{total})
$$

\n
$$
CoRunAppTime_j(\text{JS}, \text{HC}) = Slowdown_j(\text{JS}, \text{HC}) \cdot SoloRunAppTime_j(P_{max})
$$

\n
$$
SoloRunAppTime_j(P_{total}) = Slowdown_j(\{\text{J}_j\}, \{R_{max}^c, R_{max}^g, OptP_j^c, OptP_j^g\})
$$

\n
$$
\cdot SoloRunAppTime_j(P_{max})
$$

The parameters and functions used to formulate them are summarized in Table [2.](#page-7-0) The first equation denotes that the total execution time when co-scheduling a job set (JS) is determined by the longest execution time in the set. The second

¹ In case no profile is available for a job, which we do not cover in the paper, we can exclude it from the co-scheduling candidates at the first stage in the diagram and execute it exclusively without power capping while obtaining the profile for the future references.

Fig. 3. General structure of our performance modeling $(C = 2)$

equation represents that the total execution time of time-shared scheduling is simply the sum of the solo-run execution time of the jobs in the set. The third equation shows that the execution time of a co-scheduled job $(CoRunAppTime_j)$ is equal to the slowdown $(Slowdown_j)$ multiplied by the solo-run execution time without power capping $(SoloRunAppTime_i(P_{max}))$. In the fourth one, the performance degradation caused by power capping for a solo run can be described by using the same slowdown function used in the third equation. In this paper, the solo-run execution time without power capping is given by the associated profile, and we predict the slowdown part in those last two equations.

Performance Modeling: Figure [3](#page-7-1) illustrates the general structure to model the slowdown function provided above. Here, we utilize a simple feedforward neural network (FNN) to estimate the slowdown for the first job (J_1) in the job set (JS) when co-scheduling. We regard the slowdown as a function of the job features (F_k^j) of all the co-located jobs as well as the hardware configuration (HC) to assess various factors such as scalability interference, and resource allocations to assess various factors such as scalability, interference, and resource allocations. The job features here are the hardware performance counters collected from both the CPU and GPU during the profile run described in Sect. [3.3.](#page-5-2) The exact definitions for the job features used in our evaluation are listed in Sect. [5.1.](#page-10-0) As for the slowdowns of the other co-located job(s), we simply reorder or replace the input locations (i.e., exchange the location between J_1 and J_i) and modify the resource allocation parameters (R_*) accordingly so that the allocations are associated with the new job order. Further, we also utilize the model to estimate the impact of power capping on solo-run performance. To do so, we simply designate $HC = \{R_{max}^c, R_{max}^g, OptP_j^c, OptP_j^g\}$ as previously mentioned and set all the job features other than the first job to zero in the model inputs. The all the job features other than the first job to zero in the model inputs. The detailed network configurations such as the exact inputs, the layer setups, the activation function, or the loss function are described in Sect. [5.1.](#page-10-0)

Fig. 4. Overview of graph-based job sets creation $(W = 6, C = 2)$

4.2 Hardware Setup Optimization for a Given Job Set

By using the performance model provided above, we optimize the hardware configuration parameters (HC) for a given job set (JS) when co-scheduling. Here, we attempt to pick up the best hardware configuration (HC) from all the possible configurations so as to minimize $CoRunTime(\text{JS}, \text{HC})$. In this study, we simply utilize the exhaustive search, i.e., testing all the possible HC for the model inputs and choosing one that minimizes $CoRunTime$ for the given job set (JS). This is because the number of all the possible setups for HC on our target platform (or other systems available today) is limited as described later in Sect. [5.1.](#page-10-0) If the configuration space would explode in future systems, applying heuristic algorithms (e.g., hill climbing) would be a promising option. In addition, we select the pair of $(OptP_j^c, OptP_j^g)$ for each job (J_j) in a given job set so as to obtain $SoleBunTime(S, P, \ldots)$ for which we also explore in an exhaustive manner *SoloRunT ime*(JS*, Ptotal*), for which we also explore in an exhaustive manner under the constraint of $OptP_j^c + OptP_j^g = P_{total}$.

4.3 Job Sets Selection

We then make scheduling decisions using the above hardware setup optimization functionality based on the results of our performance model. We regard the job

```
Algorithm 1: Job Scheduling Procedure (C = 2)Inputs: Q = \{J_1, \cdots, J_W\}, P_{total}, SP = \{C = 2, W\}Outputs: L_{JS} = \{ JS_1, JS_2, \cdots \}, L_{HC} = \{ HC_1, HC_2, \cdots \}/* Initialization */
 1 L<sub>JS</sub> \leftarrow \emptyset; L<sub>HC</sub> \leftarrow \emptyset;
 2 Vortexes← Q; Edges← ∅; Weights← ∅; HWConfigs← ∅; CoRunFlags← ∅;
     /* Graph creation */
 3 for i = 1 \rightarrow W do<br>4 for i = i + 14 for j = i + 1 \rightarrow W do<br>5 for <u>Edges.push_back(4</u>
 5 Edges.push_back(\{J_i, J_j\}); // Append this job set (HCco, CoRunTime) \leftarrow GetOptimalCoRunHWConfig(J_i, J_j);
 6 (HCco, CoRunTime) ← GetOptimalCoRunHWConfig(J<sub>i</sub>,J<sub>j</sub>);<br>
7 (HCsolo1, HCsolo2, SoloRunTime) ← GetOptimalSoloRunHWConfig(J<sub>i</sub>,J<sub>j</sub>);<br>
/* Append the weight and the HW config (incl. co-run or solo-runs) that
                 /* Append the weight and the HW config (incl. co-run or solo-runs) that
                     minimizes time for this job set */
 8 if CoRunTime \leq SobRunTime then<br>9 i Weights.push_back(CoRunTime):
                       9 Weights.push back(CoRunT ime); CoRunFlags.push back(1);
                       HWConfigs.push back({HCco});
10 else
11 Weights.push back(SoloRunT ime); CoRunFlags.push back(0);
                       HWConfigs.push back({HCsolo1, HCsolo2});
12 end
13 end
14 end
     /* Job sets decision w/ Edmonds' Algorithm */
15 L'_{JS} \leftarrow EdmondsAlgorithm(Vortexes, Edges, Weights);
16 L'_{HC} ← PickupSets(HWConfigs, L'_{JS}); // Pick the associated HW setups /w L'_{AS}<br>17 L'_{BS} ← PickupSets(CoRupElogs, L'); // Croate a son/selectup flag list
17 L<sub>Flag</sub> ← PickupSets(CoRunFlags, L'_{JS}); // Create a co-/solo-run flag list<br>
\frac{1}{2} Divide sets in L' = L' + L' if selecting assembly is better than consecute
     /* Divide sets in L'_{JS}/L'_{HC} if solo-run execution is better than co-scheduling \qquad */<br>while L_{Eles} \neq \emptyset do
18 while L_{Flag} \neq \emptyset do<br>19 Hag ← L_{Flag, DQ}19 \begin{aligned} \text{Flag} \leftarrow \text{L}_{\text{Flag}}.\text{popfront}(); \text{JS} \leftarrow \text{L}'_{\text{JS}}.\text{popfront}(); \text{HC} \leftarrow \text{L}'_{\text{HC}}.\text{popfront}(); \end{aligned}20 if Flag = 1 then<br>21 i L_{JS}. push bac
21 L<sub>JS</sub>.push_back(JS); L<sub>HC</sub>.push_back(HC);<br>22 else
           22 else
23 while JS \neq \emptyset do<br>24 i J \leftarrow JS \text{ non-f}24 J \leftarrow JS.pop_front(); HCsolo \leftarrow HC.pop_front();<br>25 J \leftarrow Js.push back(\{J\}): Luc.push back(\{HCsolo\});
25 \Big| \26 end
27 end
28 end
29 return (LJS, LHC);
```
co-scheduling problem as a minimum weight perfect matching problem and solve it using Edmonds' algorithm [\[13](#page-15-7)]. Figure [4](#page-8-0) depicts the overview of the solution. In the figure, the vertices represent the jobs in the queue $(Q = {J_1, \dots, J_W})$, and the weights represent the minimum execution time for the associated job sets. To obtain each weight, we estimate both of the best *CoRunT ime* and *SoloRunT ime* for each edge (or job pair) by using the model-based hardware configuration optimization described above, and choose one from them so that the execution time is minimized. Then, by using the graph, we create the list of job sets $(L_{JS}$ $=\{JS_1, JS_2, \cdots\}$ that includes all jobs in the queue in a mutually exclusive and collectively exhaustive manner, while minimizing the sum of the weights of L_{JS} . This is a well-known minimum weight perfect matching problem and is identical to the optimization problem defined in Sect. [3.2](#page-3-0) except that a job set can be executed in the time-sharing manner, which we can easily convert to meet the problem definition in Sect. [3.2](#page-3-0) by simply dividing such a job set into multiple

job sets, all of which include only one job. The Edmonds' algorithm provides the optimal solution with polynomial time complexity, particularly when the scheduling parameter set (SP) meets both of the following conditions: (1) *W* is an even number; and (2) *C* is equal to 2 [\[13](#page-15-7)]. For the former, we simply set the window size to an even number, and as for the latter, we focus on $C = 2$ to limit the complexity as described before. Note that a more precise version of the solution is described in Algorithm [1.](#page-9-0)

5 Evaluation

5.1 Evaluation Setup

Environment. For our evaluation, we use the platform summarized in Table [3.](#page-10-1) Our approach is applicable when both the CPU and GPU are capable of both resource partitioning and power capping. This is usually the case for most of the commercial CPUs today, and we utilize an NVIDIA A100 GPU card that supports the MIG feature and power capping [\[21](#page-15-3)].

Table [4](#page-11-0) summarizes the resource partitioning and power capping settings we explore in this evaluation. We allocate CPU cores in a compact fashion, i.e., physically adjacent cores are assigned to the same program. We partition the GPU into 3GPCs/4GPCs or 4GPCs/3GPCs, on which low level memory hierarchies including L2 caches and memory modules are shared across all the $GPCs²$ $GPCs²$ $GPCs²$. To collect performance counter values when profiling, we utilize Linux perf [\[2](#page-15-20)] command for the CPU and NSight Compute [\[20](#page-15-21)] for the GPU. By using these profiling frameworks, we collect the performance counter values listed in Table [5.](#page-12-0) The definitions of these performance counters are the same as those shown in the tools (Table [5\)](#page-12-0).

Benchmarks and Dataset. We use the Rodinia benchmarks [\[11](#page-15-22)], which is a well-known benchmark suite widely-used for various heterogeneous computing

Name	Remarks
CPU	AMD Ryzen Threadripper 2990 WX, 32 cores
Main Memory	DDR4 2933 MT/s $x4ch$, 64 GB (Total)
GPU	NVIDIA A100 40 GB PCIe, 8GPCs
Operating system	Ubuntu 20.04.4 LTS, Kernel Version 5.4.0-120-generic
Compiler and drivers	$GCC/G++$ Version: 9.4.0, CUDA Version: 11.6,
	Driver Version: 510.73.08

Table 3. Evaluation system specifications

² One GPC must be disabled when using MIG. Other partitioning options such as 1GPC/6GPCs or 2GPCs/5GPCs are not supported. We first create one GI with 7GPCs and then create CIs consisting of 3GPCs/4GPCs inside of it [\[4](#page-15-11),[21](#page-15-3)].

Variable	Selections
P_{total}/P_{max}	\vert 350, 400 [W]/500 [W]
P_*^c	100, 125, 150, 175, 200, 225, 250(max) [W]
$\overline{P_*^g}$	150, 175, 200, 225, 250(max) [W]
R_z^c	(# of cores for J_1 , # of cores for J_2): (2,30), (8,24), (16,16), (24,8),
	$(30,2)$ (= co-runs), $(32,0)$ (= solo-run, R_{max}^c)
R_*^g	(# of GPCs for J_1 , # of GPCs for J_2): (3,4), (4,3) (= co-runs),
	$(8,0) (=$ solo-run, R_{max}^g)

Table 4. Power cap and partitioning setups

studies, as well as a synthetic compute-intensive dense matrix-vector multiplication program (matvec). In particular, from the Rodinia benchmark suite, we pick up seven programs that utilize both CPU and GPU extensively/cooperatively. Further, the matvec program uses both CPU and GPU in a cooperative manner, i.e., a part of the computation is offloaded to GPU and the rest is performed on CPU. We then create three different job queues (*JobMix1*, *JobMix2*, and *Job-* $Mix3)$ with different window sizes (W) ranging from 4 to 8. The programs in the queues are selected mutually-exclusively (and randomly for *JobMix1* /*JobMix2*) from the eight benchmarks.

We then generate the training/validation/test datasets by using the benchmarks. More specifically, we randomly select $8 \times 2=16$ job pairs out of all the possible ${}_{8}C_{2}$ = 28 pairs and measure the co-scheduling slowdowns for each of them while testing 100 different hardware setups that is identical to all the corun hardware setups that meet $P_{total} = 350$ or 400 [W] in Table [4.](#page-11-0) To validate the performance model, we divide the dataset in the following way: the first 12 pairs multiplied by 100 hardware configurations $(= 2,400$ data points) are used for the training and validation; and the rest of the 800 data are used for the inference testing. Note the above division process is based on random pair selections. The training and validation here are corresponding to the offline procedure shown in Fig. [2](#page-5-1) in Sect. [3.3.](#page-5-2)

Neural Network Architecture and Training. Table [7](#page-13-0) lists our neural network architecture and training setups based on the general structure described in Sect. [4.1.](#page-6-1) In our neural network, all the inputs are normalized between 0 and 1 (including the hardware configuration) in order to equalize the significance of them, which ultimately helps the convergence. To normalize the resource partitioning states (R_i^*) , we simply pick the first element that represents the number
of core or CPC allocation to the first job (L) and then divide it by the max of core or GPC allocation to the first job (J_1) , and then divide it by the maximum number of the resource allocation (32 for cores and 8 for GPCs in our environment). We set up two hidden layers to well recognize the patterns in the input values, which is better than relying on one single hidden layer for this purpose. The rectified linear activation function is applied to all the layers except for the input layer, and all the neurons in both the hidden layers and the output have biases. The input layer is fully connected with the first hidden layer in order to use the model while re-ordering the job inputs (see also Sect. [4.1\)](#page-6-1).

In our Python implementation, the training with the dataset described above takes only few minutes, and the slowdown estimations for all the jobs in a job set takes only 1.17 ms in total.

5.2 Experimental Results

Figure [5](#page-13-1)[/6](#page-13-2) demonstrate the total execution time comparisons across multiple different scheduling and resource management polices for different total power cap setup $(P_{total} = 350, 400[\text{W}])$. The vertical axis indicates the total execution time, while the horizontal axis lists job queues (*JobMix1* -*JobMix3*) in both the figures. The details of the compared policies listed in the legends are as follows: *Time Sharing + Naive Pow Cap* schedules jobs in the time-sharing manner while setting up the power caps to the CPU and GPU equally; *Time Sharing + Opt Pow Cap* also utilizes the time-shared scheduling but the power caps are set to the optimal; and *Our Co-scheduling* schedules jobs and configures the hardware using our proposed approach. As shown in these figures, we achieve significant speedups by up to 67.4% (= $(108.8/65.0 - 1)^*100$) by using our approach compared with *Time Sharing + Naive Pow Cap*. Note the hardware partitioning is done only at the job launches, thus the overhead is negligible here. Table [8](#page-14-0) presents the list of job sets created by our approach for each queue under different power capping. The job set selections can change depending on the total power cap setup, which implies our approach can flexibly deal with hardware environment changes, e.g., with changes in the power supply level.

We then compare the measured and estimated execution time (excluding online scheduling time) for different power cap setups in Fig. [7](#page-13-3)[/8.](#page-13-4) The X-axis indicates the accumulated execution time of all the co-scheduled job sets created from *JobMix3* by using our approach. As shown in the figure, the estimated

	Component Counters and Definitions
CPU	$F_1^* =$ cpu-util, $F_2^* =$ context-switches, $F_3^* =$ page-faults, $F_4^* =$ IPC, $F_5^* =$
	stalled-cycles, F_6^* = branch-misses, F_7^* = L1-dcache-load-misses, F_8^* =
	L1-icache-load-misses, $F_0^* = dTLB$ -load-misses, $F_{10}^* = iTLB$ -load-misses
GPU	$F_{11}^* = \text{Memory}[\%], F_{12}^* = \text{DRAM Throughput}[\%], F_{13}^* = \text{TEX cache}$
	Throughout $[\%]$, $F_{14}^* = \text{LLC}$ Throughput $[\%]$, $F_{15}^* = \text{Compute} [\%]$, $F_{16}^* =$
	Waves per SM, F_{17}^* = Achieved Occupancy [%], and F_{18}^* = Warps per SM

Table 5. Collected performance counters (**F**)

Fig. 5. Execution time comparison $(P_{total} = 350[W])$

Fig. 7. Comparison of measured vs estimated time (*JobMix3*, *^Ptotal* ⁼ 350[*W*])

Fig. 6. Execution time comparison $(P_{total} = 400[W])$

Fig. 8. Comparison of measured vs estimated time (*JobMix3*, *^Ptotal* ⁼ 400[*W*])

execution times are close to the measured ones, and the total estimation error is only 0.4% or 3.1% for $P_{total} = 350$ or 400, respectively. Note that our approach achieves closer performance to the optimal as the error becomes smaller. This is because the Edmonds' algorithm returns the optimal scheduling job sets if the performance estimation is 100% accurate.

Finally, we demonstrate the hardware setup decisions made by our scheduler in Figs. [9](#page-14-1)[/10](#page-14-2)[/11,](#page-14-3) in particular, for *JobMix3* under the total power cap of $P_{total} = 350$ [W]. The X-axis indicates the job sets created from $JobMix3$ by our approach, while the Y-axis represents the breakdown of power caps, core allocations, or GPC allocations in Figs. [9,](#page-14-1) [10,](#page-14-2) or [11,](#page-14-3) respectively. As shown in these figures, these hardware knobs are set very differently in accordance with the characteristics of co-located jobs, including the task size on CPU/GPU,

Table 7. Model and training setups

Type	Parameter List
Model	[Input layer] = 4 HW config states (HC) + 18 HW counters (J_1) + 18 HW counters (J_2) ; \neq of hidden layers = 2; \neq of neurons in each hidden layers = $18 (= # of HW counters);$ [Layer connection] = Fully connected; [Activation function] = Rectified Linear
Training	[Learning rate] = 0.001 ; [Batch size] = 4; [Optimizer] = Stochastic Gradient Descent; $\vert \# \text{ of epochs} \vert = 200$; [Loss $function$ = Mean Square Error

Fig. 9. Power cap setups **Fig. 10.** Core allocation **Fig. 11.** GPC allocation $(JobMix3, P_{total} = 350[W])$ $(JobMix3, P_{total} = 350[W])$ $(JobMix3, P_{total} = 350[W])$

the compute/memory intensity, and the interference on shared resources. As our performance modeling can recognize these features well based on the corresponding hardware performance counters and the well-structured neural network, our approach achieves the significant performance improvement by up to 67%.

6 Conclusion

In this paper, we targeted co-scheduling, resource partitioning, and power capping comprehensively for CPU-GPU heterogeneous systems and proposed an approach to optimize them, which consists of performance modeling and a graphbased scheduling algorithm. We demonstrated how a machine learning model, namely a neural network, can successfully be used to predict the performance of co-scheduled applications, while using the application characteristics and partitioning/power states as inputs. We then moved on to the application pair selections where we successfully applied Edmond's algorithm to determine the mathematically optimal pairing. The experimental result using a real system shows that our approach improves the system throughput by up to 67% compared with a time-sharing-based scheduling with a naive power capping that evenly distributes power budgets on CPU/GPU.

Acknowledgements. This work has received funding under the European Commission's EuroHPC and H2020 programmes under grant agreement no. 956560 and was supported by the NVIDIA Academic Hardware Grant Program.

References

- 1. Top 500 list (2022). [https://www.top500.org/lists.](https://www.top500.org/lists) Accessed 24 July 2022
- 2. perf: Linux profiling with performance counters (2022). [https://perf.wiki.kernel.](https://perf.wiki.kernel.org/index.php/Main_Page) [org/index.php/Main](https://perf.wiki.kernel.org/index.php/Main_Page) Page. Accessed 24 July 2022
- 3. Arima, E., Hanawa, T., Trinitis, C., Schulz, M.: Footprint-aware power capping for hybrid memory based systems. In: Sadayappan, P., Chamberlain, B.L., Juckeland, G., Ltaief, H. (eds.) ISC High Performance 2020. LNCS, vol. 12151, pp. 347–369. Springer, Cham (2020). [https://doi.org/10.1007/978-3-030-50743-5](https://doi.org/10.1007/978-3-030-50743-5_18) 18
- 4. Arima, E., et al.: Optimizing hardware resource partitioning and job allocations on modern gpus under power caps. In: ICPPW (2022)
- 5. Azimi, R., et al.: PowerCoord: a coordinated power capping controller for multi-CPU/GPU servers. In: IGSC, pp. 1–9 (2018)
- 6. Bailey, P.E., et al.: Adaptive configuration selection for power-constrained heterogeneous systems. In: ICPP, pp. 371–380 (2014)
- 7. Barnes, B.J., et al.: A regression-based approach to scalability prediction. In: ICS, pp. 368–377 (2008)
- 8. Barrera, S., et al.: Modeling and optimizing NUMA effects and prefetching with machine learning. In: ICS, no. 34 (2020)
- 9. Bhadauria, M., et al.: An approach to resource-aware co-scheduling for CMPs. In: ICS, pp. 189–199 (2010)
- 10. Cao, T., et al.: Demand-aware power management for power-constrained HPC systems. In: CCGrid, pp. 21–31 (2016)
- 11. Che, S., et al.: Rodinia: a benchmark suite for heterogeneous computing. In: IISWC, pp. 44–54 (2009)
- 12. Cochran, R., et al.: Pack & cap: adaptive DVFs and thread packing under power caps. In: MICRO, pp. 175–185 (2011)
- 13. Cook, W., et al.: Computing minimum-weight perfect matchings. In: INFORMS Journal on Computing, vol. 11 (1999)
- 14. Dennard, R.H., et al.: Design of ion-implanted MOSFET's with very small physical dimensions. IEEE J. Solid-State Circ. **9**(5), 256–268 (1974)
- 15. Eeckhout, L.: Heterogeneity in response to the power wall. IEEE Micro **35**(04), 2–3 (2015)
- 16. Greathouse, J.L., et al.: Machine learning for performance and power modeling of heterogeneous systems. In: ICCAD, pp. 1–6 (2018)
- 17. ïpek, E., et al.: Efficiently exploring architectural design spaces via predictive modeling. In: ASPLOS, pp. 195–206 (2006)
- 18. Lee, B.C., et al.: Accurate and efficient regression modeling for microarchitectural performance and power prediction. In: ASPLOS, pp. 185–194 (2006)
- 19. Nagasaka, H., et al.: Statistical power modeling of GPU kernels using performance counters. In: International Conference on Green Computing, pp. 115–122 (2010)
- 20. NVIDIA: Nsight compute (2022). [https://developer.nvidia.com/nsight-compute.](https://developer.nvidia.com/nsight-compute) Accessed 24 July 2022
- 21. Nvidia: Nvidia multi-instance GPU (2022). [https://www.nvidia.com/en-us/](https://www.nvidia.com/en-us/technologies/multi-instance-gpu/) [technologies/multi-instance-gpu/.](https://www.nvidia.com/en-us/technologies/multi-instance-gpu/) Accessed 24 July 2022
- 22. Patki, T., et al.: Exploring hardware overprovisioning in power-constrained, high performance computing. In: ICS, pp. 173–182 (2013)
- 23. Sarood, O., et al.: Maximizing throughput of overprovisioned HPC data centers under a strict power budget. In: SC, pp. 807–818 (2014)
- 24. Sasaki, H., et al.: Coordinated power-performance optimization in manycores. In: PACT, pp. 51–61 (2013)
- 25. Zhu, Q., et al.: Co-run scheduling with power cap on integrated CPU-GPU systems. In: IPDPS, pp. 967–977 (2017)
- 26. Zhuravlev, S., et al.: Addressing shared resource contention in multicore processors via scheduling. In: ASPLOS, pp. 129–142 (2010)