

# Chapter 2

## SiC and GaN Power Devices



**Konstantinos Zekentes, Victor Veliadis, Sei-Hyung Ryu,  
Konstantin Vasilevskiy, Spyridon Pavlidis, Arash Salemi, and Yuhao Zhang**

### 1 Introduction

In an increasingly electrified, technology-driven world, power electronics is central to the entire clean energy manufacturing economy. Power switching semiconductor devices are key enablers in a wide range of power applications, including novel lighting technologies, automotive and rail traction, on board chargers, consumer electronics, aerospace, photovoltaic, flexible alternative current transmission systems, high-voltage DC systems, microgrids, energy storage, motor drives, UPS, and data centers. Silicon power devices have dominated power electronics due to their low-cost volume production, excellent starting material quality, ease of processing, and proven reliability and ruggedness. Although Si power devices continue to

---

K. Zekentes (✉)  
FORTH, IESL, Crete, Greece

Grenoble INP, IMEP-LaHC, Grenoble, France  
e-mail: [zekentesk@iesl.forth.gr](mailto:zekentesk@iesl.forth.gr)

V. Veliadis  
PowerAmerica/NCSU-ECE, Raleigh, NC, USA

S.-H. Ryu  
Wolfspeed, Durham, NC, USA

K. Vasilevskiy  
Newcastle University, Newcastle upon Tyne, UK

S. Pavlidis  
NCSU-ECE, Raleigh, NC, USA

A. Salemi  
Alpha & Omega Semiconductor, Sunnyvale, CA, USA

Y. Zhang  
CPES, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA

make progress, they are approaching their operational limits primarily due to their poor high-temperature performance and their relatively low bandgap and critical electric field, which result in high conduction and switching losses. Wide bandgap (WBG) SiC and GaN power semiconductor devices have recently emerged as highly efficient alternatives to their venerable MOSFET and IGBT Si counterparts. With smaller form factor, reduced cooling requirements, and established reliability, WBG devices are cost-effective silicon replacements at the system level while allowing for novel circuit architectures and simplification. In particular, as environmental awareness and a worldwide push for a zero emissions economy gain prominence, the energy efficiency offered by WBG solutions is a strong driver in their wide market acceptance and mass commercialization.

The compelling material properties of WBG devices are at the core of their suitability for more efficient, lighter, smaller form-factor power electronics operating at high frequencies, and at elevated temperatures with reduced cooling. The wider energy bandgap of 4H-SiC and GaN materials compared to that of Si allows for orders of magnitude lower intrinsic carrier density, which enables high-temperature operation with simplified thermal management. With a critical electric field that is seven to ten times larger than Si's, combined with their wider energy bandgap, WBG semiconductors can be used to make practical high-voltage (10 kV) power devices with reduced conduction and switching losses. This allows for efficient high-frequency operation that minimizes the weight and volume of passive components, increases power density, and lowers the overall system cost. For instance, the drift layer of a 4H-SiC power MOSFET can have one-tenth the thickness and about hundred times higher doping concentration of the drift layer of a silicon power MOSFETs with the same blocking capability. This results in a factor of  $\sim 800$  reduction in drift layer resistance and enables smaller die sizes compared to those of silicon power devices with comparable on-state resistance and blocking voltage. Therefore, it is possible to achieve low switching and conduction losses for a wide range of blocking voltages and frequencies. Lower losses simplify circuit topology and control design and reduce the complexity of gate drivers. Overall, WBG power devices enable novel power electronics systems with higher efficiency and higher gravimetric and volumetric power-conversion densities.

High-yield manufacturing at volume fabs is a prerequisite for mass WBG commercialization. Numerous well-established processes from silicon technology have been successfully transferred to SiC. In addition, several fabrication processes specific to SiC have been developed and are at a stage of maturity. Today, SiC is produced in dedicated fabs as well as alongside silicon fabrication. The latter has the potential of SiC manufacturing at the economy scale of silicon and is a particularly attractive model. Overall, a vibrant worldwide fab infrastructure produces cost-effective 650 V to 1.7 kV SiC devices having successfully duplicated the integrated device manufacturer (IDM), foundry, fabless, and design-house silicon fabrication models. Similarly, lateral GaN power devices, commercially available from several vendors in the 100–650 V range, are CMOS-compatible and are fabricated cost-competitively in volume Si fabs and foundries.

Barriers to WBG mass commercialization still exist. Primarily, they are the higher than silicon device cost, reliability and ruggedness concerns, and the need for a trained workforce to skillfully insert WBG devices into power electronics systems. In many applications, at the system level, SiC-based systems are more cost-effective than those of silicon due to passive component simplifications. And this is before energy savings over the life of the system are taken into account. Device manufacturers have accumulated extensive field data that supports reliable operation over system lifetime. Ruggedness is addressed through design trade-offs and by employing intelligent gate drives with prognostic and diagnostic functions. A plethora of educational opportunities is presently available to train students and the existing workforce in WBG power technology. Without a doubt, WBG devices are rapidly overcoming barriers to system insertion and mass commercialization, with their cost-lowering benefits. The recent insertion of SiC in automotive traction inverters, by several electric vehicle manufacturers, is a good example of a volume application where WBG brings competitive advantages like longer range and faster charging.

The present chapter reviews commercial SiC power diodes, MOSFETs, junction gate field-effect transistors (JFETs), and bipolar junction transistors (BJTs) as well as promising insulated gate bipolar transistors (IGBTs) best suited for +10 kV applications. Unipolar SiC diodes are commercially available and are significantly faster than competing Si *p-i-n* diodes as they have no minority carrier current. SiC MOSFETs, JFETs, and BJTs have been developed for power applications. SiC JFETs are simpler to fabricate and have no gate oxide reliability issues. They are native normally-on (depletion mode), which is regarded as undesirable due to safety concerns, and are made normally-off in the cascode circuit configuration. The SiC MOSFET became commercially available by Cree in 2011 and is the workhorse of the SiC power electronics industry today. SiC MOSFETs are commercially available by several vendors in the 650–1700 V range. They have been demonstrated at 3.3, 6.5, and 10 kV with those voltage nodes up for commercial release over the next few years. SiC BJTs are bipolar devices with switching speeds similar to those of MOSFETs due to the absence of sizable minority carrier storage in their drift region [1]. As with all SiC bipolar devices, their long-term performance can deteriorate due to forward-bias voltage and current gain degradations. These degradations are caused by the growth of stacking faults from basal plane dislocations within the drift epitaxial layer. BJTs are current controlled devices, which makes them less attractive for certain high current power applications. Above 10 kV, the thick drift layer of MOSFETs becomes highly resistive and bipolar conduction can lower conduction losses with acceptable switching losses. SiC IGBTs exploit this trade-off and have been demonstrated in the 15 kV node. They are briefly presented in this chapter.

Both lateral and vertical GaN power devices are reviewed in this chapter. The GaN high-electron mobility transistor (HEMT) is the most mature among these, and the only one that is commercially available with voltage ratings in the range of 15 to 650 V [2]. Adoption of these devices is rapidly increasing for a number of applications, including fast chargers, wireless charging, data centers, and electrified transportation. Various GaN HEMT configurations exist, such as the p-GaN gate


HEMT and the cascode configuration. Commercial devices with integrated drivers are also available. The lateral layout of GaN HEMTs also facilitates the development of integrated circuits based on this technology. Thus, the combination of low-loss device performance and fast switching made possible by monolithic integration makes GaN HEMTs very attractive below 1 kV. Due to recent progress made in GaN substrate technology, research in vertical GaN devices has also intensified. Vertical unipolar and bipolar diodes with breakdown ratings exceeding 1 kV have been demonstrated. Vertical transistors, including MOSFETs, JFETs, and CAVETs, have also been reported, and, in some cases, it has been experimentally confirmed that GaN offers superior performance to SiC, thus moving closer to fulfilling its potential. Among the available vertical transistor topologies, GaN JFETs are the closest to commercialization. Given recent breakthroughs in epitaxy and selective area doping, it is also expected that GaN superjunction devices could play an important role, in turn intensifying the competition with SiC technology in medium- and high-voltage applications.

## 2 Silicon Carbide Diodes

Silicon carbide (SiC) diodes can be and are already being used in various areas of solid-state electronics. They may demonstrate parameters superior to that one of diodes made of conventional semiconductors owing to unique SiC properties including wide bandgap, high avalanche breakdown field, and excellent thermal conductivity, chemical inertness, and thermal resistance. Some types of SiC diodes are briefly described in this section.

### 2.1 Silicon Carbide Power Microwave Diodes

The interest to SiC microwave diodes was based on theoretical estimations of the saturated drift velocity of electrons ( $v_S$ ) in 4H polytype SiC (4H-SiC), which was expected to be 2.5 times higher than that one in silicon. Also, it was supposed that SiC microwave diodes more powerful than their Si counterparts could be fabricated due to about ten times higher avalanche breakdown field ( $E_B$ ) in SiC than that one in Si. Indeed, SiC *p-i-n* diodes capable of commutating high microwave power [3] and SiC IMPATT (IMPact ionization Avalanche Transit-Time) diodes [4–6] were demonstrated. The first SiC IMPATT oscillator generated pulsed power of 300 mW in X-band frequency range (8.0–12.0 GHz) [4]. The  $v_S$  value was measured in SiC at electric fields close to  $E_B$  ( $8 \times 10^6$  cm/s at about 2 MV/cm) [7, 8] and it was found to be noticeably lower than that one in silicon. Although SiC IMPATT diodes can be more powerful than that ones made of Si, they have not received further development due to the emergence of high-power microwave transistors based on GaN. SiC *p-i-n* diodes designed to switch high microwave power still can find some niches




**Fig. 2.1** Calculated parallel plane avalanche breakdown voltages of Si (dashed lines) and 4H-SiC (solid lines) devices as a function of  $n^-$  drift layer doping level with its thickness as a parameter. Markers denote:  $\blacktriangle$ , SiC SB and JBS diodes [15, 17, 18, 25];  $\blacksquare$ , SiC  $p-i-n$  diodes [15, 46];  $\blacklozenge$ , SiC MPS diodes [25];  $\bullet$ , SiC IGBT [122]

of application and awaiting on the appearance of sufficient commercial interest to continue their development. A comprehensive overview of SiC microwave diodes can be found elsewhere [9].

### 2.2 Silicon Carbide Power Diodes

High-power diodes are critical building blocks of power-conversion circuits. They are commonly used, for example, in front-end rectification bridges as well as freewheeling diodes, which are placed antiparallel to power transistors to protect them from excessive reverse voltage. They are so important for this purpose that essentially every commercial power transistor package contains such a freewheeling diode.

All rectifying diodes have a lightly doped blocking layer, which is depleted at a diode’s reverse bias and does not conduct current up to designed blocking voltage ( $V_{BL}$ ). As far as the  $E_B$  value in SiC is about ten times higher than in Si, SiC rectifying diodes can have about ten times thinner blocking layer at the same  $V_{BL}$ . Figure 2.1 shows calculated parallel plane avalanche breakdown voltages ( $V_{BR}$ ) of Si (dashed lines) and 4H-SiC (solid lines) power devices as a function of  $n^-$  blocking layer doping level ( $N_D$ ) with its thickness ( $L$ ) as a parameter.



**Fig. 2.2** Schematic cross sections of SiC SB, JBS/MPS, and  $p$ - $i$ - $n$  diodes (not in scale). The red graphs show schematic electrical field distributions in reverse biased diodes

Rectifying diodes may have unipolar or bipolar conductivity in on-state. Unipolar diodes, which are Schottky barrier (SB) and junction barrier Schottky (JBS) diodes, are designed to conduct current by majority charge carriers which concentration does not exceed the  $N_D$  level.  $p$ - $i$ - $n$  diodes are bipolar rectifiers, which involve a thick and lightly doped  $n$ -region ( $i$ -region), which is sandwiched between highly doped  $p$ - and  $n$ -regions.  $p$ - $i$ - $n$  diodes instead of  $p$ - $n$  ones are used for power switching because the  $i$ -region is needed to produce a high blocking voltage.  $p$ - $i$ - $n$  and merged  $p$ - $i$ - $n$  Schottky (MPS) diodes are designed to conduct current by minority charge carriers injected in a blocking layer. In the on-state mode, the  $i$ -layer is conductivity modulated when the concentration of injected electrons and holes is higher than the doping concentration and thus the  $R_{SP-ON}$  value is reduced as the current increases. Schematic cross sections of SiC SB, JBS/MPS, and  $p$ - $i$ - $n$  diodes are shown in Fig. 2.2. All these types of SiC high-power rectifying diodes are briefly discussed below.

### 2.3 Schottky Barrier Power Diodes (SBDs)

SBDs have a rectifying metal-semiconductor contact with low built-in voltages ( $V_{bi}$ ) in comparison to that one in  $p$ - $n$  junctions. The blocking layer conductivity in SBDs is unipolar, and hence, these diodes have a low reverse-recovery charge density ( $Q_{RR-ON}$ ). On the other hand, the lack of the conductivity modulation in the case of SBDs results in a bend-over in the SBD characteristics at high currents due to the resistance of the lightly doped drift region. Another feature of SB diodes is the large reverse leakage current that can lead to non-negligible off-state power dissipation primarily due to thermionic field emission of carriers from the metal into the semiconductor, and exacerbated by the barrier-lowering effect. SiC SB diodes

**Table 2.1** Demonstrated 4H-SiC SB diodes

$V_{BL}$ (kV)	$V_{ON}$ (V)	$R_{SP-ON}$ ( $m\Omega \cdot cm^2$ )	References
1.2	1.35 at 200 A/cm <sup>2</sup>	–	[11]
1.4	2 at 732 A/cm <sup>2</sup>	1.5	[12]
1.7	2 at 126 A/cm <sup>2</sup>	8.7	[13]
3	7.1 at 100 A/cm <sup>2</sup>	34	[14]
4.6	2.3 at 20 A/cm <sup>2</sup>	10.5	[15]
5	2.4 at 25 A/cm <sup>2</sup>	17	[16]
6.7	4 at 60 A/cm <sup>2</sup>	43	[17]
10	11.75 at 20 A/cm <sup>2</sup>	97.5	[18]

have a higher  $V_{bi}$  value in comparison to that of Si due to higher barrier height. The higher  $V_{bi}$  value results in smaller reverse leakage currents, thus making it possible to fabricate SiC SB power diodes with very high  $V_{BL}$  voltages which are unattainable in Si SBDs as shown in Table 2.1 [10].

A recent review on SiC SB diodes with a deep description on their operation is given in [19].


High-voltage 4H-SiC SB diodes have been introduced to the market since 2001 [20], and for a long time, they have been the only SiC diodes commercially available despite the advantages of p-n diodes for very high voltages. Note that using SiC SB diodes for  $V_{BL}$  higher than 600 V is impractical due to a non-negligible off-state power dissipation, and for this reason, JBS diodes have been introduced. Practically, most of commercial SiC Schottky diodes are of JBS type.

## 2.4 JBS and MPS Diodes

The problem of high leakage current in reverse direction of SBDs was overcome when the JBS/MPS design [21] was first implemented in development of SiC high-power diodes [22]. The structure of the JBS/MPS diodes consists of interdigitated pin and Schottky diodes, electrically connected in parallel (Fig. 2.3a [23]). Under reverse bias, the diodes operate like *p-i-n* diodes minimizing thus off-state losses. Indeed, in this case, the multiple  $p^+$  regions push the maximum of electrical field away from the Schottky contact toward the bottom of the  $p^+$  region (see Fig. 2.2) reducing the electrical field under metal contact and, hence, the leakage current.

The difference between a MPS and a JBS rectifier is that the  $p^+ - n$  junctions in JBS diodes do not turn on during on-state operation, while in the MPS rectifier, the SB regions are very narrow so that the  $p^+ - n$  junctions are turned on resulting in minority carrier injection and reduction of  $R_{SP-ON}$ .

More precisely, the JBS and MPS represent modes of operation under forward bias (Fig. 2.3b). For low forward current values, most of the current is conducted through the Schottky areas of the diodes resulting in no minority-carrier-charge-stored, and thus the turn-off transient is fast, minimizing switching loss (JBS mode).



**Fig. 2.3** (a) The structure of a 4H-SiC JBS/MPS diode. The  $p^+$  anode regions are spaced far enough apart that their depletion regions do not touch under zero or forward bias. (From [19]). (b) Forward  $I$ - $V$  of  $p$ - $i$ - $n$ , SB, and MPS diodes showing that the characteristic of the MPS diode is a combination of that of SB (low current values-unipolar conduction) and  $p$ - $i$ - $n$  (high current values-bipolar conduction). Note the bend-over in the SBD characteristics at high currents ( $1000 \text{ Acm}^{-2}$  [24]) due to the resistance of the lightly doped drift region resulting in diode overheating. (From [23])

**Table 2.2** Demonstrated 4H-SiC JBS/MPS diodes

$V_{BL}$ (kV)	$V_{ON}$ (V)	$R_{SP-ON}$ ( $m\Omega \cdot \text{cm}^2$ )	References
0.98	3.1 at $100 \text{ A/cm}^2$	19	[26]
1.6	1.4 at $100 \text{ A/cm}^2$	7.5	[27]
1.7	1.6 at $100 \text{ A/cm}^2$	2.9	[28]
2.8	2 at $100 \text{ A/cm}^2$	7.5	[29]
5	3.5 at $108 \text{ A/cm}^2$	25.2	[30]
6.5	4 at $83 \text{ A/cm}^2$		[31]
10	3.37 at $20 \text{ A/cm}^2$	100	[32]

However, with no conductivity modulation, the series resistance of the drift region leads to a voltage drop that dominates the total voltage drop in Schottky areas at high currents [24]. At a certain point, the voltage drop reaches a value “turning-on” the PN areas of the diodes inducing injection of minority carriers (MPS mode). So, significant minority charge storage occurs reducing the on-state loss at high current densities, but the stored charge increases the switching loss. The crossover point between JBS and MPS mode in current density value decreases with the blocking voltage of the diode. This means that the MPS mode dominates above quite low current density values for blocking voltages above 10 kV [24, 25].

Table 2.2 summarizes some recent results on JBS diodes [10].

As mentioned above, nowadays all commercial high-power 4H-SiC diodes are of JBS type even if they often are mentioned as Schottky diodes. Samples of SiC MPS diodes with maximum rating 3300 V/50 A are available from GeneSiC Semiconductor Inc. [33].



## 2.5 *p-i-n Power Diodes*

*p-i-n* diodes can be more efficient at higher blocking voltages than the unipolar diodes, thanks to the conductivity modulation effect leading to the significant reduction of  $R_{SP-ON}$ . Since the  $R_{SP-ON}$  does not depend on  $N_D$  at conductivity modulation, a punch-through design can be realized in *p-i-n* diodes for further reduction of  $R_{SP-ON}$  and switching time. The reverse leakage in *p-i-n* diodes is primarily due to thermal generation and is extremely small in comparison to SB diodes. Furthermore, *p-i-n* diodes are distinguished by their inherent better reliability and thermal stability. At  $V_{BL}$  ratings exceeding 6 kV, reduction of  $R_{SP-ON}$  resulting from the conductivity modulation in SiC *p-i-n* diodes compensates additional resistance of a  $p^+$  layer and larger  $V_{bi}$  voltage ( $\sim 2.8$  V vs. 0.9 V) in comparison with SiC SB diodes, and using SiC *p-i-n* diodes becomes more preferable.

Injected minority carriers must have a lifetime long enough to drift through the full length of a blocking layer (about 40  $\mu\text{m}$  for  $V_{BL} = 6$  kV in 4H-SiC *p-i-n* diodes) for an effective conductivity modulation. That was the first pitfall on the way to SiC power bipolar devices because SiC epitaxial layers grown in the 1990s suffered from very low minority carrier lifetimes not exceeding 100 ns. Thanks to the introduction of new epitaxial methods [34], minority carrier lifetime of the order of 2  $\mu\text{s}$  was measured in 4H-SiC *n*-type ( $10^{16} \text{ cm}^{-3}$ ) epilayers in 2001 [35]. This lifetime value corresponds to the diffusion length of about 30  $\mu\text{m}$  but still remains too low for conductivity modulation of thick layers required for high-voltage SiC *p-i-n* diodes ( $\sim 100 \div 200 \mu\text{m}$ ). An effective solution of this problem was found in 2007. A two times increase of minority carrier lifetime in 4H-SiC epilayers after carbon ion implantation into the shallow surface layer and subsequent post-implantation annealing (PIA) was reported [36]. In 2009, T. Hiyoshi and T. Kimoto replaced the implantation and PIA by a single processing step of thermal oxidation [37]. Since then, the lifetime enhancement thermal oxidation has become a standard step in processing SiC power devices. Recently, S. Ryu, et al. reported carrier lifetimes ranging from 15  $\mu\text{s}$  to 20  $\mu\text{s}$  (corresponding to the diffusion length of 90  $\mu\text{m}$  at ambipolar diffusion coefficient of 4  $\text{cm}^2/\text{s}$ ) in *n*-type 4H-SiC layers (140  $\mu\text{m}$  thick,  $2 \times 10^{14} \text{ cm}^{-3}$ ) measured after the thermal oxidation at 1450  $^\circ\text{C}$  for 5 hours [38].

Another obstacle on the way to the SiC bipolar power devices was identified in 2000. H. Lendenmann et al. reported that the voltage drop in 4H-SiC *p-n* junction diodes anomalously increased during their operation at a forward bias [39]. It was observed that triangular planar defects interpreted as stacking faults (SF) lying in basal planes of SiC originating from basal plane dislocations (BPDs) appeared and expanded in SiC epilayers concurrently with the degradation of  $I$ - $V$  characteristics. It was found that the energy of electron-hole recombination in SiC is high enough to induce a SF nucleation and expansion. Since the carrier recombination is a fundamental process in bipolar devices and cannot be avoided, the development of SiC bipolar devices was significantly hampered. Moreover, SFs can be created during device processing and special care has to be taken to avoid this

[40]. Tremendous efforts were spent to overcome this problem [41–44]. As a result, degradation-free SiC *p-i-n* diodes with active area of  $0.22 \text{ cm}^2$  and  $V_{\text{BL}} = 6.5 \text{ kV}$  were reported [45].

Resolving the problems of low minority carrier lifetime and forward-bias degradation paved the way to successful development of 4H-SiC *p-i-n* diodes. In 2012, H. Niwa et al. [46] reported SiC *p-i-n* diodes with  $V_{\text{BL}} = 21.7 \text{ kV}$ . Nowadays, SiC *p-i-n* diodes with maximum rating  $15 \text{ kV}/1 \text{ A}$  and  $8 \text{ kV}/2 \text{ A}$  are offered by GeneSiC Semiconductor Inc. [33].

## 2.6 Edge Termination

Due to a very high  $E_{\text{B}}$  value in SiC, one of technical challenges that must be addressed in design of high-voltage SiC devices is the surface electrical field reduction at the edge of a device. This is especially important for SiC SB diodes where the maximum of electrical field is located at the metal-semiconductor interface. Numerous planar edge termination techniques have been demonstrated in SiC diodes, most of them based on similar concepts used in Si power devices [47]. Typical ones are junction termination extension (JTE) [16], floating field ring (FFR) [48], field plates [49], mesa structure [50], bevel structure [51], and hybrid solution methods [25–28]. The JTE and FFR are regarded as the most effective methods for high-voltage SiC devices. Although a single-zone JTE conceptually works, it shows a narrow window of dose optimization range to achieve the desired voltage. Therefore, multiple zone JTE is mostly used [15]. The multiple zones are formed either by performing different dose implantation steps or by creating unsymmetrical shapes and/or distances among the zones. In the case of FFR termination method, a single implant can be used, thereby reducing the processing steps. However, the optimization of the spacing between the floating zones is complex and challenging.

## 2.7 Main Points on SiC Power Diodes

The most important SiC diode rectifier device design trades off roughly parallel well-known silicon rectifier trade-offs, except for the fact that numbers for current densities, voltages, power densities, and switching speeds are typically much higher in SiC. Indeed, the high breakdown field of SiC allows for low  $R_{\text{ON}}$ ,  $V_{\text{ON}}$ , values, and practical absence of reverse recovery and thus permitting operation of SiC diodes at much higher voltages, current densities, and switching speeds. Moreover, the higher SiC bandgap in comparison to Si allows for a higher barrier height of Schottky diodes by almost 1 eV and thus reducing the reverse current by 17 orders of magnitude at room temperature [24]. On the other hand, SiC *p-i-n* diodes have a larger built-in voltage ( $\sim 2.8 \text{ V}$ ) due to its wider bandgap than the Si PiN diodes, but they have a lower forward voltage drop at high current density and higher

switching speed due to the much thinner i-region. Furthermore, SiC diodes are distinguished by the inherent better reliability and thermal stability of their electrical characteristics as well as their possibility to operate at temperatures higher than 125 °C. Indeed, most commercial SiC power diodes are rated up to 175 °C [1], while diodes operating well above 200 °C have been demonstrated.

Unipolar SiC diode is the main commercially available diode on the market; its typical voltage ratings are 600 V, 650 V, 1.2, and 1.7 kV. Some 3.3 and 8 kV products also are available but their current rating is limited by the thick drift layer and the associated resistance [1]. For instance, the current rating for 8 kV SiC diode is only 50 mA. At 10–20 kV voltage ratings, 4H-SiC *p-i-n* rectifiers offer the best trade-off between on-state voltage drop, switching losses, and high-temperature performance as compared to Si *p-i-n* or SiC Schottky/JBS rectifiers.

SiC diodes have a long and enthralling story of their development and commercialization which is still ongoing and far from over. Currently, the main driving force for further development of high-power SiC diodes is a rapidly growing demand of highly efficient switches and rectifiers for automotive and industrial applications with blocking voltages and commutated power ranging from ~600 V/100 kW in invertors for electrical vehicles to ~1.1 kV/13 GW in convertors for high-voltage DC power transmission.

### 3 SiC BJTs

Bardeen, Brattain, and Shockley invented the bipolar junction transistor (BJT) in 1947 at Bell Laboratories [52]. BJT is a three-terminal power device, schematically shown in Fig. 2.4, available in the market for more than 50 years [53]. Muench et al. reported the first SiC BJT in 1977 [54]; however, the first SiC BJT that got attention was the first high-voltage 4H-SiC BJT reported by Ryu in 2001 [55]. 4H-SiC BJT has been extensively developed in recent years for high-voltage and high-temperature applications due to its unique properties such as low on-resistance, normally-off behavior, fast switching, and lack of gate-oxide reliability issues.




Fig. 2.4 Simplified cross sections of SiC BJT (not in scale)

**Table 2.3** Recent reported high-voltage 4H-SiC BJTs

BV (kV)	Ron ( $m\Omega \cdot cm^2$ )	Current gain ( $\beta$ )	References
1.8	4.4	40	[62]
2.7	4	132	[63]
3.2	28	28	[64]
5.65	18.8	44	[58]
5.85	28	40	[59]
6	28	–	[65]
10.5	110	75	[66]
16.25	579	139	[60]
23.5	321	7	[67]

SiC BJTs have a large *safe operating area (SOA)* in which the second breakdown occurs at very high current densities (outside the range of possible operation) [56]. Moreover, SiC BJTs have some advantages compared to SiC MOSFETs:

1. Possibility to have conductivity modulation in the drift layer, thus lowering the on-resistance and power losses in on-state mode.
2. Lower fabrication cost.
3. The positive temperature coefficient of the on-resistance and negative temperature coefficient of the current gain ( $\beta$ ) results in an easy device paralleling configuration.
4. Non-dependency on a gate oxide and no suffering from the oxide reliability for high-voltage, high-temperature, and harsh environment applications.

It should be noted that the on-resistance for a 4H-SiC unipolar device like MOSFETs above 15 kV increases to a point where it is impractical from a yield standpoint and cost [57]. Bipolar devices like SiC BJTs are good candidates to replace them. However, to be fully competitive with SiC MOSFETs and SiC IGBTs in the market, the SiC BJT characteristics need to be improved. In recent years, there has been a growing investigation to improve the on-resistance, current gain, current density, and breakdown voltage. Table 2.3 summarizes some of these works.

The first obstacle to the commercialization of SiC BJTs was the forward-bias degradation observed in all SiC bipolar devices originating from BPDs existing in epitaxial layers (see above part on SiC diodes). This problem has been hopefully resolved [45]. The second obstacle to the commercialization of SiC BJTs was the formation of new BPDs and lifetime killer defects during the processing [40]. For example, ion implantation followed by high-temperature annealing produces new lifetime killer defects that cause bipolar degradation and reduce the common-emitter current gain. To overcome this problem, the ion implantation for forming JTE and  $p^+$  region base (Fig. 2.4) can be easily replaced by etched-JTE-zone [58–60] and by epitaxial regrowth of  $p^+$  region [61], respectively. The third obstacle was surface recombination caused by the presence of interface trap density at the SiC/SiO<sub>2</sub>-passivation-layer interface, thus lowering the current gain. Different techniques have been addressed in recent years for overcoming this issue [10].

In recent years, high-temperature SiC BJTs ICs have also been investigated in depth at device physics, circuit, and process integration [68, 69]. The short-circuit ruggedness of 10 kV SiC BJTs with a 16  $\mu\text{s}$  withstand time was recently reported. It shows that the SiC BJTs can handle without failing about three times the critical short-circuit energy of the commercial SiC MOSFETs [70].

## 4 SiC Junction Field-Effect Transistors


The SiC junction field effect transistor (JFET) is capable of high-power and high-temperature switching as it only uses  $p$ - $n$  junctions in the active device area, where the high electric fields occur, and can therefore fully exploit the high-temperature properties of SiC in a gate voltage-controlled switching device. Provided the gate-to-source junction of the JFET is biased below its built-in potential, negligible gate current is needed to drive the device and voltage controlled switching is realized. JFETs are free of MOS native oxide problems like low channel mobility, threshold voltage instability, and lack of reliability at elevated temperatures. They have demonstrated electrostatic discharge immunity to 16 kV (V Veliadis, Private communication) and as unipolar devices do not suffer from forward voltage degradation at the same degree as bipolar devices [39–42]. SiC power JFETs are almost exclusively implemented in a vertical configuration and are native depletion mode or normally-on (Non).

Several SiC JFET designs have been demonstrated over the years schematically shown in Fig. 2.5. The first power 4H-SiC JFETs were reported by H. Mittlehner et al. in 1999 [71]. Those were vertical JFETs (VJFETs) with lateral channel (Fig. 2.5a) and they have been further developed by D. Stephani et al. [72] and S-H. Ryu et al. [73]. This JFET is similar to a SiC double-implanted MOSFET (DMOSFET), with the oxide controlled inversion channel having been replaced with a bulk channel. This eliminates the SiC/SiO<sub>2</sub> interface with its channel mobility and reliability drawbacks and creates a bulk channel where the SiC mobility is fully utilized.


Zhao et al. have implemented a JFET design with relatively critical dimensions (Fig. 2.5b) [74]. The design requires three implantation events. In order to implant the lower portion of the sidewalls, the wafer must be tilted against the direction of the ion beam and rotated. No epitaxial regrowth is needed.

A simplified cross-sectional schematic of a trench-gate vertical channel  $p^+$  ion-implanted depletion mode (normally-on) 4H-SiC JFET is shown in Fig. 2.5c [75]. This representative for all JFET designs will be used to analyze, in the following, the SiC JFETs electrical characteristics, thermal performance, and ruggedness. A series of papers reported on the detailed fabrication and the related electrical characteristics [76–78] of this SiC JFET design.

The inherent simplicity of the design shown in Fig. 2.5c, which does not require epitaxial regrowth, is the reason for the demonstration of reliable JFETs with excellent yields and parameter uniformity [75]. 1680 V SiC JFETs with an active




**Fig. 2.5** Simplified cross sections of (a) a vertical JFET with a lateral channel (the  $n^+$  source is embedded in the  $p$ -well and reaches below the  $p$  gate, in order to minimize source resistance), (b) a trench and implanted vertical JFET, (c) a depletion mode ion-implanted SiC vertical-channel JFET



**Fig. 2.6** (a) On-state drain current vs. drain voltage and (b) blocking voltage characteristics of a single 1680 V, 0.143 cm<sup>2</sup> packaged SiC JFET

area of 0.143 cm<sup>2</sup> (0.19 cm<sup>2</sup> total area) and on-state current capability of 50 A were fabricated by Veliadis et al. in seven photolithographic levels, with a single masked ion implantation event that simultaneously implanted the  $p^+$  gates and guard rings [5]. Indeed, the simplicity of the design greatly reduces process complexity and JFETs using even only four lithography steps have been demonstrated [76–78]. Room-temperature on-state drain-current vs. voltage characteristics are shown in Fig. 2.6a at a gate bias range of 0 to 2.5 V in steps of 0.5 V. To maintain voltage-control capability (high  $I_D/I_G$  gain), the gate must be biased below its 2.7 V built-in potential value. If the gate bias increases in excess of 2.7 V, significant gate current injection occurs into the channel of the JFET, and its current gain  $I_D/I_G$  degrades. At a gate-to-source bias of 2.5 V, the JFET outputs 53.6 A at a forward drain voltage drop of 2.08 V. The specific on-state resistance is 5.5 m $\Omega$ -cm<sup>2</sup>, and the transistor current gain is  $I_D/I_G = 26,800$ .




**Fig. 2.7** Temperature dependence of the SiC cascode's (a) on-state drain current at  $V_{GS} = 2.5$  V and (b) threshold voltage (left axis) and gate-junction built-in potential (right axis). At a temperature swing of  $275^\circ\text{C}$ , the threshold voltage only shifts by 0.7 V

The blocking voltage characteristics of the  $0.143\text{ cm}^2$  active area JFET at gate biases of  $-4$  to  $-24$  V, in steps of  $-2$  V, are shown in Fig. 2.6b. At a gate-to-source bias of  $-24$  V and a low drain current density of  $1\text{ mA/cm}^2$ , the JFET blocks 1680 V.

An important contribution to SiC device reliability is eliminating threshold voltage instability. In SiC MOSFETs, threshold voltage instability is primarily due to the oxide traps at the SiC/gate-oxide interface (see corresponding part below).


To investigate the threshold voltage stability of JFETs, a JFET-based all-SiC normally-off switch was implemented by combining a 1200 V normally-on JFET with a low-voltage normally-off (enhancement mode) JFET in the cascode configuration [79]. To evaluate threshold voltage shift with temperature, the  $I_{DS}$ - $V_{DS}$  characteristics of the all-SiC cascode switch were measured at junction temperatures of  $25^\circ\text{C}$ ,  $100^\circ\text{C}$ ,  $200^\circ\text{C}$ , and  $300^\circ\text{C}$  and are shown in Fig. 2.7a [80]. The cascode's on-state resistance is  $6.2\text{ m}\Omega\text{-cm}^2$  and was extracted from the data of Fig. 2.7 at  $V_{DS} = 0.5$  V. The increase in on-state resistance with temperature agrees well with the theoretical reduction of the electron mobility in 4H-SiC. The cascode threshold voltage was extracted and is plotted as a function of temperature on the left axis of the graph of Fig. 2.7b.

The threshold voltage decreases from 1.6 V to 0.9 V as the temperature increases from  $25^\circ\text{C}$  to  $300^\circ\text{C}$ ; the cascode switch remains normally-off at  $300^\circ\text{C}$ . The cascode's gate-junction built-in potential variation with temperature was also extracted and was plotted on the right axis of the graph of Fig. 2.7. As the temperature increases from  $25^\circ\text{C}$  to  $225^\circ\text{C}$ , the cascode's threshold voltage decreases by 0.54 V, while its gate-junction built-in potential decreases by 0.52 V. This excellent agreement confirms that the decrease in cascode threshold voltage with temperature stems from the reduction of its gate-junction built-in potential as expected from solid-state physics. Thus, SiC JFETs have remarkably stable threshold voltages due to the fact that it uses p-n junctions instead of gate oxides to control the current flow.



**Fig. 2.8** Representative 1200 V/115 A hard switching waveforms of the SiC JFET testing at 150 °C. The energy dissipated by the JFET during each hard switching event is 73.2 mJ (inset), and the peak dissipated power is 68.2 kW

**Fig. 2.9**  $I_D$ - $V_D$  characteristics of a discrete 6H-SiC JFET. (From [84])



To evaluate ruggedness, a SiC JFET was subjected to over 2.4 million 1200 V/115 A hard switching events at 150 °C, at what is 13 times its 8.8 A 150 °C rated current (Fig. 2.8) [81]. The JFET drain voltage is plotted in black (left axis) in Fig. 2.8, while the current through the JFET is plotted in gray (right axis). By multiplying voltage by current, the power dissipated by the JFET is calculated and plotted in the inset of Fig. 2.8. The energy dissipated by the JFET during each 1200 V/115 A switching transient is 73.2 mJ, and the peak dissipated power is 68.2 kW. Finally, it has been shown [81] that the electrical characteristics (on- and off-state) do not degrade with stressing (Fig. 2.9).

The ruggedness of SiC JFETs especially at high temperatures has been validated by the group of Philip Neudeck at NASA John Glenn Research Center. They demonstrated a short-term operation of packaged 4H-SiC junction field effect



transistor (JFET) logic integrated circuits (ICs) at ambient temperatures exceeding 800 °C in air [82]. They also demonstrated SiC lateral JFETs with operating time of 6000 hours at 500 °C which was limited by the thermal degradation of a metal stack used for the formation of ohmic contacts in these devices [83, 84].

Today, power SiC JFETs are commercially available as discrete components in the 650–1700 voltage range [85]. The MOSFET dominates SiC-based power electronics. JFETs are being inserted in systems in smaller numbers. As SiC power electronics continue to gain ground, the JFET has the potential to be the device of choice for rugged high-temperature applications.

## 5 SiC MOSFETs

A power MOSFET is a high-speed, easy-to-drive device, which makes it a very attractive option for power switching applications. The main advantage of the power MOSFET structure is the high impedance gate, which does not require steady-state gate current, and the gate drives are only required to provide relatively small amount of current to charge and discharge the capacitances. The current conduction in the power MOSFET structure occurs through transport of majority carriers in the drift region and does not involve minority carrier injection. Hence, there are no delays associated with storage or recombination of minority carriers in power MOSFETs. It is also easy to parallel multiple power MOSFETs because of the positive temperature coefficient of the forward voltage drop, due to the decrease in carrier mobility at elevated temperatures, which prevents subsequent thermal runaways. In addition, the power MOSFETs do not go through second breakdown like bipolar junction transistors and offer excellent safe operating area.

On-resistance of a power MOSFET increases quite rapidly with blocking voltage of the device. For silicon power MOSFETs, which is the most commonly used semiconductor material, the on-resistance of a power MOSFET can be very small if the design voltage of the device is 200 V or less [47]. Silicon power MOSFETs designed for voltages greater than 200 V have an unacceptably high on-resistance, large chip area, and significant increases in parasitic capacitances. Researchers in silicon power devices addressed this issue by placing an injecting junction at the drain side of the device, which reduced the drift layer resistance by minority carrier injection, or conductivity modulation of the drift layer [86, 87], resulting in the development of insulated gate bipolar transistors (IGBTs). The other approach used to reduce the on-resistance of silicon power MOSFETs is the use of superjunction (SJ) structure [88], which utilizes alternating n- and p-columns with relatively heavy doping concentrations. Excellent results have been achieved for devices with blocking voltages up to 950 V [89].

A silicon (Si) IGBT provides significantly lower forward voltage drops compared to a conventional Si power MOSFET in higher blocking voltage (>600 V) rated devices and at high current levels. However, this reduction in on-state forward voltage drop comes with some serious drawbacks such as (i) at lower current levels,

the forward voltage drop of power MOSFETs can be lower than in IGBTs; (ii) unlike power MOSFETs, IGBTs cannot conduct currents in the reverse direction; and (iii) IGBTs exhibit longer switching times and substantially higher switching losses, when compared to a power MOSFET due to the minority carrier injection into the drift region.



Power MOSFETs in silicon carbide (SiC) can address these issues [90]. The wide bandgap properties of SiC provide high breakdown electric field, which allows thinner drift layer with significantly higher doping concentration. This makes possible designs of unipolar SiC power devices with extremely low on-resistance, which addresses most of the issues discussed above. Fabrication processes, including techniques to form high-quality gate oxide films and selective doping methods, are well established in silicon carbide, which culminated in successful development and commercialization of silicon carbide power MOSFETs.

### 5.1 4H-SiC DMOSFETs

Figure 2.10 shows a simplified cross section of a power double-implanted MOSFET (DMOSFET) in SiC, which was the first commercially available power MOSFET structure in SiC. The  $n^+$  sources and MOS channel regions are built in implanted p-wells. The  $n^+$  source regions and the p-wells are tied together using common contacts to source, to keep the potential difference between the two regions at minimum. The device turns on when a positive bias exceeding the threshold voltage of the device is applied to the gate electrode. In the on-state, electrons flow from the  $n^+$  source regions through the MOS channel formed in the p-well into the junction field effect transistor (JFET) region. The JFET regions are defined as the n-type region formed between adjacent p-wells. The length of the MOS channel is determined by the distance from the edges of the  $n^+$  regions and the p-wells. The electrons then spread into the drift layer and then flow into the  $n^+$  substrate and exit the structure through the drain electrode. In the off-state, a bias less than the threshold voltage of the device is applied to the gate electrode, which removes the inversion channel in the MOS region in the p-well and isolates the  $n^+$  regions from the JFET regions. The device turns into a *p-i-n* diode structure, which can block the voltage when a positive bias is applied to the drain electrode and allow current to flow through when a negative bias is applied to the drain electrode. It should be noticed that the depletion regions from the p-wells merge and provide shielding to the gate oxide layers. The doping concentration and the width of the JFET region should be set carefully to provide adequate shielding to the gate oxide in the off-state, as well as low resistance during the on-state operation of the device [91].

Theoretical specific on-resistance ( $R_{SP-ON}$ ) values based on drift resistance calculations are plotted in Fig. 2.11 for silicon and 4H-SiC. Performance points of Wolfspeed power MOSFETs with blocking voltages ranging from 900 V to 15 kV are also shown on the plot [92]. For devices with blocking voltages of 6.5 kV or higher, the performance points are close to the ideal silicon carbide 1-D limit, since

**Fig. 2.10** Simplified cross section of a SiC DMOSFET



**Fig. 2.11** Experimental  $R_{SP-ON}$  values of SiC DMOSFET for blocking voltages ranging from 900 V to 15 kV. (From [92])

the on-resistance of the devices is dominated by the drift resistance. For devices with blocking voltages of 3.3 kV or lower, the performance points deviate from the ideal 1-D limit due to impacts of other parasitic resistance components, most significantly from the MOS channel resistance.

### 5.2 MOS Channel Resistance Issue

For optimization of power DMOSFETs in 4H-SiC, it is very important to minimize the MOS channel resistance. First successful approach for reducing the MOS channel resistance was to utilize self-aligned ion implantation to reduce the MOS


channel length [93]. This approach resulted in 2 kV power MOSFETs in 4H-SiC with a specific on-resistance of  $10.3 \text{ m}\Omega\cdot\text{cm}^2$  and provided a foundation for the commercialization of power MOSFETs in silicon carbide.

Attempts were made to further improve MOS interface properties, by incorporating impurities other than nitrogen into the gate oxide to achieve greater MOS channel mobility than what can be obtained using NO or  $\text{N}_2\text{O}$  anneals. Doping of the oxide layers with phosphorus [94] and boron [95, 96] has been investigated. A MOS channel mobility of  $98 \text{ cm}^2/(\text{V}\cdot\text{s})$  is achieved using phosphorus doping approach [94], and boron doping approach resulted in a MOS channel mobility of  $102 \text{ cm}^2/(\text{V}\cdot\text{s})$  [95], and a 4.5 kV power DMOSFET was demonstrated [96]. Approximately a factor of 3 improvement in MOS channel mobility over nitridation using NO or  $\text{N}_2\text{O}$  was observed using this approach. However, it was determined that these approaches were not suitable for commercial 4H-SiC power MOSFETs since a reasonable threshold voltage stability could not be achieved (P. Godignon, private communications).


Usage of alkaline earth elements, such as strontium (Sr) and barium (Ba), as interface passivation materials for 4H-SiC MOSFETs was also investigated [97]. The passivation was performed by placing a very thin interlayer material directly on the 4H-SiC surface, followed by deposition of gate dielectric layer, typically  $\text{SiO}_2$ , which was annealed in  $\text{O}_2/\text{N}_2$  ambient for densification [97]. Sr passivation of the MOS interface showed a very promising result, resulting in a MOS channel mobility of  $40 \text{ cm}^2/(\text{V}\cdot\text{s})$ , which was comparable to the values achievable using an NO anneal [97]. Passivation using Ba turned out to be significantly more efficient, resulting in a MOS channel mobility of  $85 \text{ cm}^2/(\text{V}\cdot\text{s})$  at room temperature, which is approximately double the value from an NO annealed sample [97]. A comparison of MOS channel mobility at temperatures ranging from  $25^\circ\text{C}$  to  $150^\circ\text{C}$  is shown in Fig. 2.12. A test lateral MOSFET with conventional NO anneal process and a device with barium interlayer (Ba IL) passivation process were used for this comparison [97]. The samples were fabricated on  $5\cdot 10^{15} \text{ cm}^{-3}$  doped p-type epilayers on 4H-SiC substrates. The MOS channel mobility of the Ba IL-passivated sample decreases with temperature, as expected due to phonon scattering effects. This is in contrast to the NO annealed sample, which showed an increase in MOS channel mobility with temperature due to the higher interface density near the conduction band.

Recently, C-C bonds formed during thermal oxidation of SiC were identified as one of the important factors limiting MOS channel mobility [98]. The impacts of C-C bonds are also present on samples that received sacrificial oxidation, where the resulting thermal oxide layer was chemically removed [99]. Various approaches to form gate oxide layers with minimum thermal oxidation have been presented. This includes a deposition of a thin Si film, which was converted to  $\text{SiO}_2$  by low-temperature oxidation [100] as well as a direct deposition of  $\text{SiO}_2$  layer onto SiC surface [101]. For both approaches,  $\text{H}_2$  treatment of SiC surface to etch away thermally oxidized region and interface nitridation to achieve a low density of interface traps ( $D_{it}$ ) were performed. The elimination of thermal oxidation process resulted in approximately a factor of 2 increase in MOS channel mobility, as shown in Fig. 2.13.

**Fig. 2.12** MOS channel mobility as a function of temperature from Ba IL processed device. Results were compared to values from an NO annealed sample



**Fig. 2.13** MOS channel mobility of n-channel MOSFETs, fabricated using various processes [99]




Reduction in surface nitridation temperature to avoid in situ oxidation and material decomposition was attempted using supercritical N<sub>2</sub>O fluid (SCN<sub>2</sub>O) [102]. The approach utilized gas-like high penetration property and liquid-like solubility of supercritical fluids. 4H-SiC MOS interface with thermally grown gate oxide was processed with supercritical N<sub>2</sub>O fluid at a temperature of 120 °C. A MOS channel mobility of 72.3 cm<sup>2</sup>/(V·s) was reported, showing significant improvement in MOS channel properties over devices that received thermal nitridation processes [102].

### 5.3 4H-SiC Trenched MOSFETs

A trench MOSFET structure, shown in Fig. 2.14, can provide devices with significantly smaller cell pitch because it places the MOS channel on the etched sidewalls. Additional real estate necessary for proper MOSFET operations, such as gate-to-source overlap and gate-to-contact metal gap, can also be placed on the sidewalls. Such design can result in a huge increase in gate packing density,

**Fig. 2.14** Simplified cross section of a SiC trench MOSFET




and associated gate-to-source capacitance which is a highly desirable feature for high-speed switching power applications since it improves immunity of the power MOSFET to self-turn-on during a high  $dv/dt$  turn-off event. However, the associated increase in gate-to-drain capacitance has to be avoided [103]. The first trench MOSFETs in silicon carbide, using 6H-polytype, were reported by Palmour et al. [104]. The first trench MOSFETs in 4H-SiC were also demonstrated by Palmour et al. [105].

It was also experimentally demonstrated that the MOS channel mobility can be significantly higher on the etched sidewall compared to the Si-face of 4H-SiC [106] due to the anisotropic SiC mobility. The simplified trench MOSFET structure shown in Fig. 2.14 does not have a JFET region, which also helps reducing the on-resistance. It is expected that a well-optimized 4H-SiC trench MOSFET structure can offer significantly lower on-resistance compared to a 4H-SiC DMOSFET with the same voltage rating.

The simple trench MOSFET structure, shown in Fig. 2.14, works very well in silicon, since the breakdown electric field for  $\text{SiO}_2$  is two orders of magnitude greater than that of silicon; hence, oxide breakdown is not an issue in silicon devices. However, the breakdown electrical field of 4H-SiC is only about three times lower than the theoretical breakdown electrical field of  $\text{SiO}_2$ . The electrical field increases further at the  $\text{SiO}_2/\text{SiC}$  interface by more than a factor of 2 due to the difference in dielectric constant between the two materials. This represents a huge reliability issue of 4H-SiC trench MOSFETs. For reliable operation, the gate oxide at the trench bottom must be properly shielded from the high voltage during the off-state. Figure 2.15 shows a 4H-SiC trench MOSFET structure with a p-type implanted in the bottom of the gate trench [107–109]. The p-shielding region was connected to the source region and provided excellent protection to the gate oxide at the bottom of the trench. It should be noted that this p-type protection layer and the p-base of the trench MOSFET can form a very narrow JFET region, which can add significant amount of JFET resistance, increasing the total on-resistance of the structure. This issue was addressed by placing a thin, heavier doped n-type current spreading layer (CSL) beneath the p-well layer


**Fig. 2.15** SiC Trench MOSFET structure with trench bottom protection implants




[107]. It should be noted that the gate-to-drain capacitance is very small. However, switching losses will be very high if the resistance between the protection p-region and source is extremely high. Device layout must be optimized for this structure to achieve optimal on-state and switching performances [109]. Figure 2.16 shows a 4H-SiC trench MOSFET structure with double-trench protection approach [110]. The bottom of the gate trench was shielded by a deeper source trench. The distance between the gate trench and protection trench was approximately  $2\ \mu\text{m}$  in [110]. The MOS channel mobility on the etched sidewall was  $11\ \text{cm}^2/(\text{V}\cdot\text{s})$ , which was considerably lower than that expected for a trench MOSFET in 4H-SiC. With this structure, a specific on-resistance of  $0.79\ \text{m}\Omega\cdot\text{cm}^2$  was achieved for a 630 V 4H-SiC trench MOSFET, and an on-resistance of  $1.41\ \text{m}\Omega\cdot\text{cm}^2$  was achieved for a 1260 V trench MOSFET, respectively. Figure 2.17 shows a 4H-SiC trench MOSFET structure with asymmetric protection implants. In this device, only one side of the trench sidewall is used as MOS channel, which is exactly aligned to the  $\langle 1120 \rangle$  crystal plane [111]. The deep p-wells are used to limit the electric field in the gate oxide at the bottom and the corners of the trench. This cell structure has a small ratio of the Miller charge ( $Q_{\text{GD}}$ ) to gate-source charge ( $Q_{\text{GS}}$ ). It should be noted that this structure adds significant amount of JFET resistance. However, the added JFET regions resulted in reduced saturation currents, which improved the short-circuit withstand time ( $t_{\text{scwt}}$ ).

A last point on SiC UMOSFETs related to the interface states. The etched sidewalls of 4H-SiC trench MOSFET/UMOSFETs have lower density of interface states ( $D_{\text{it}}$ ) closer to the conduction band edge than the Si-face of 4H-SiC. However, the a-face has significantly more midgap states, which may not impact the MOS channel mobility, but result in significant subthreshold hysteresis [112]. A preconditioning routine is required to measure threshold voltage from 4H-SiC trench MOSFET. This may not impact the device reliability or stability [112]. However, it is preferred to minimize the hysteresis for easier control of the devices. Further developments in MOS surface passivation techniques are needed to minimize interface trap density across the bandgap of 4H-SiC.

**Fig. 2.16** SiC trench MOSFET structure with double-trench protection



**Fig. 2.17** SiC trench MOSFET structure with asymmetric protection implants



#### 5.4 4H-SiC Superjunction MOSFETs

Superjunction (SJ) MOSFETs in 4H-SiC were also demonstrated. The first published approach used multiple implants and epi-growth steps to form vertical SJ structures [113–115]. Dopant diffusion cannot be utilized in the fabrication of SJ structures in 4H-SiC due to negligible diffusion coefficients in 4H-SiC [113]. Hence, for this type of approach, the SJ drift layer requires several iterations of thin epi-growth and ion implantations. Cross-sectional images of 1200 V class 4H-SiC SJ trench MOSFETs, with a pitch of 5 and 2.5  $\mu\text{m}$ , are shown in Fig. 2.18 [116]. The signs of multiple epi-growths and p-type implantations are clearly visible in the image. As mentioned above, on-resistances of 4H-SiC MOSFETs, with blocking voltage less than 3.3 kV, are dominated by parasitic resistances, which include MOS channel resistance. For this reason, a 1200 V class SiC SJ MOSFET did not show any on-resistance advantage over conventional structure SiC power MOSFET at room temperature, as shown in Fig. 2.19 [114, 117]. However, the







Fig. 2.18 Cross-section of 1200 V class 4H-SiC SJ trench MOSFET [116]

Fig. 2.19  $R_{ds,on}$  as a function of temperature for SiC SJ MOSFET, compared to a conventional SiC MOSFET [115]



SJ MOSFETs showed significantly lower on-resistance at elevated temperatures, where the MOS channel resistance reduces due to a reduction on threshold voltage, and drift resistance increases due to a decrease in bulk mobility. SJ devices showed significantly smaller rate of increase in on-resistance over temperature compared to the conventional device. The SJ device with tighter pitch and higher drift doping concentration showed smaller rate of increase compared to the SJ device with larger pitch.

The benefits of the SJ structure are greater for higher voltage (>6 kV) devices, where drift layer resistance becomes more dominant. Multiple regrowth approach used for 1200 V class SiC SJ MOSFETs is not feasible for high-voltage devices due to manufacturing costs associated with the approach. For such thick SJ structures, “trench etch and refill” approach is more reasonable. A 6.5 kV 4H-SiC MOSFET with partial SJ structure, with 23- $\mu$ m-thick SJ region and 41- $\mu$ m-thick,

$2 \times 10^{15} \text{ cm}^{-3}$  doped drift region was experimentally demonstrated [118]. A trench pitch of  $5 \mu\text{m}$  was used. For proper epi-fill of the trenches, the trenches must be precisely aligned to  $\langle 11\text{--}20 \rangle$  direction. 4H-SiC power DMOSFET structure with a cell pitch of  $10 \mu\text{m}$  was built on the SJ drift layer to complete the fabrication of the device. The completed 4H-SiC partial SJ MOSFET showed an on-resistance of  $17.8 \text{ m}\Omega\cdot\text{cm}^2$  with a blocking voltage of 7.8 kV, which is significantly lower than the theoretically predicted drift resistance of a 7.8 kV 4H-SiC unipolar device with conventional structure.

## 6 SiC IGBTs

Ultrahigh-voltage ( $>10 \text{ kV}$ ) 4H-SiC MOSFETs have very high specific on-resistance, which leads to very large die size, resulting in increased manufacturing costs and gate drive requirements. Bipolar devices utilizing conductivity modulation to reduce drift region resistivity, such as SiC IGBTs, can be introduced to alleviate this issue. As shown in Figs. 2.20 and 2.21, SiC power MOSFETs have unipolar drift conduction, which is limited by the doping concentration of the drift layer. On-resistance and, consequently, forward voltage drop ( $V_{\text{ON}}$ ), increases with temperature due to decreases in bulk electron mobility with temperature. On the other hand, SiC IGBTs depend on conductivity modulation achieved by injection of excess carriers, which significantly reduces drift region resistivity of the device, which reduces further at elevated temperatures due to enhanced charge injection and increased carrier lifetime.






Fig. 2.20 SiC MOSFET and SiC IGBTs


**Fig. 2.21** On-state behavior of SiC MOSFETs and IGBTs



**Fig. 2.22** Representative  $I$ - $V$  characteristics of a 12 kV 4H-SiC IGBT. The chip size was  $6.7 \times 6.7$  mm, with an active area of  $0.16 \text{ cm}^2$

Figure 2.22 shows representative  $I$ - $V$  characteristics of a 12 kV 4H-SiC n-IGBT [119]. The device used a  $140\text{-}\mu\text{m}$ -thick,  $2 \times 10^{14} \text{ cm}^{-3}$  doped drift layer, with a  $6.7 \times 6.7$  mm device area ( $0.16 \text{ cm}^2$  active). A differential specific on-resistance of  $5.3 \text{ m}\Omega\text{-cm}^2$  was reported with a gate bias of 20 V at room temperature. This is significantly lower than those of 10 kV SiC power MOSFETs, which showed a specific on-resistance of around  $100 \text{ m}\Omega\text{-cm}^2$  [120].

Due to the excess carrier injection and associated increases in diffusion capacitance, switching speed of the 4H-SiC IGBTs is significantly slower, which limits the usable switching frequency of the device. The maximum controllable current in a hard switching application, with 50% duty cycle, was compared for the 15 kV 4H-SiC power MOSFETs and the 15 kV 4H-SiC n-IGBTs (see Fig. 2.23) [120,




**Fig. 2.23** Comparison of maximum controllible currents for the 15 kV 4H-SiC power MOSFETs and the 15 kV 4H-SiC n-IGBTs in a hard switching application

[121]. A power dissipation density of  $300 \text{ W/cm}^2$ , a chip size of  $8 \times 8 \text{ mm}$  ( $32 \text{ mm}^2$  active), and a supply voltage of 10 kV were assumed. A 15 kV SiC n-IGBT with a  $5\text{-}\mu\text{m}$ -thick field-stop (FS) buffer layer with fast turn-off time was used for this comparison. At switching frequencies lower than 5 KHz, 4H-SiC n-IGBTs offer more advantage, showing up to 2.8 times the controllible current compared to 4H-SiC power MOSFETs. At higher switching frequencies, the 4H-SiC MOSFET has the advantage, showing 1.8 times the controllible current over the 4H-SiC n-IGBTs at 10 kHz.

The use of thick drift layer with extremely light doping concentration enables the increase of blocking capability of 4H-SiC IGBTs to beyond 20 kV [122]. A 4H-SiC IGBT, using a  $230\text{-}\mu\text{m}$ -thick drift layer with a doping concentration of  $2.5 \times 10^{14} \text{ cm}^{-3}$ , demonstrated a blocking voltage of 27.5 kV, which is the highest blocking voltage for a solid-state switching device reported to date [123]. The device had a die area of  $0.81 \text{ cm}^2$  ( $0.28 \text{ cm}^2$  active). The drift layer received a lifetime enhancement oxidation at  $1300 \text{ }^\circ\text{C}$  for 15 hours, and a  $V_{\text{ON}}$  of 11.8 V at a collector current of 20 A (approximately  $71 \text{ A/cm}^2$ ) at  $25 \text{ }^\circ\text{C}$ . Recently, a 4H-SiC n-IGBT using  $230\text{-}\mu\text{m}$ -thick drift layer with a doping concentration of  $2.0 \times 10^{14} \text{ cm}^{-3}$  was reported [124]. This device showed a blocking voltage of 26.8 kV. Carbon implantation and subsequent annealing processes were employed for carrier lifetime enhancement. A  $V_{\text{ON}}$  of 8.2 V at a current density of  $100 \text{ A/cm}^2$  and a differential specific on-resistance of  $36.9 \text{ m}\Omega\cdot\text{cm}^2$  were measured at room temperature.

Further improvements in 4H-SiC IGBTs can be achieved by enhancing the amount of carriers (both holes and electrons) in the top region of the structure [125]. Several approaches were proposed and used in silicon, including the use of cell designs with wide distance between the cells (IEGT) [126], forming micro trench and floating cells [127], and employing carrier storage layer (CSL), which




**Fig. 2.24** A simplified cross section of a 4H-SiC IGBT, with carrier storage layer (CSL)

is a moderately doped n-type layer placed near the blocking junction [128]. IEGT approach is not suited for 4H-SiC IGBTs due to gate reliability issues caused by high electric field in 4H-SiC and lack of gate shielding in IEGT structure. Moreover, the use of floating cells is not favored in 4H-SiC IGBTs because of the low MOS channel mobility in 4H-SiC. However, 4H-SiC IGBT cell design can be optimized to utilize the CSL concept without compromising gate reliability (Fig. 2.24). The 4H-SiC IGBT without CSL layer showed a positive temperature coefficient in  $V_F$  due to high JFET resistance and lack of topside injection. The addition of CSL significantly reduced the JFET resistance and improved electron injection from the topside, resulting in negative temperature coefficient in  $V_{ON}$ , as shown in Fig. 2.25 [129]. It was also reported that heavier CSL doping concentration results in further reduction in  $V_{ON}$  [129].

## 7 III-Nitrides Power Devices

Gallium nitride (GaN) is a polar III-nitride semiconductor with a wide and direct bandgap. Due to this unique combination of highly attractive material properties, GaN has obtained significant commercial and research interest for a broad spectrum of applications, ranging from optoelectronics (e.g., displays and lighting) to high-frequency electronics (e.g., telecommunications and radar) to power electronics



**Fig. 2.25** Forward voltage drop of 15 kV 4H-SiC n-IGBTs, with and without CSL layers.  $V_{GE}$  was fixed at 20 V, and an  $I_C$  of 20 A was used for the measurements

(e.g., battery chargers and electric motor drives). This diverse ecosystem has driven rapid innovation, with advances in one application space subsequently supporting another, and vice versa. In what follows, the focus will be placed on the development of GaN devices for power electronics.

According to the Baliga Figure of Merit (BFOM), which provides a measure of a semiconductor's performance in the drift region of a vertical unipolar power device (e.g., Schottky diode), GaN can outperform conventional silicon (Si) by approximately 4000 times and silicon carbide (SiC) by approximately six times. In other words, for a given breakdown voltage and current rating, GaN devices have a significantly lower specific on-resistance ( $R_{ON}$ ) and area. The latter also permits them to be driven at larger frequencies, which further reduces losses and necessitates smaller passive components, in turn shrinking the size and weight of the overall power module. The abovementioned BFOM predictions stem from the properties of bulk GaN, in particular its large critical electric field ( $E_C$ ), which is linked to its wide bandgap, as well as its mobility. However, early challenges associated with manufacturing native GaN substrates steered the community away from vertical devices and spurred interest in developing lateral GaN devices on foreign substrates, such as sapphire, SiC, and Si. Consequently, it was understood that the polar nature of III-nitrides in conjunction with the use of heterojunctions (e.g., AlGaIn/GaN) can be harnessed to form highly conductive channels. These heterojunctions lie at the core of GaN high-electron mobility transistors (HEMTs), which now possess record-breaking speed and power, and are the most technologically and commercially mature GaN-based power device available today. Thus, the text that follows will begin by discussing these devices. Vertical GaN devices, which have more recently been the target of resurgent attention, will then be explored, followed by an examination of future opportunities for GaN and III-nitride power devices.


## 7.1 Lateral GaN HEMTs

While a number of GaN-based lateral transistor topologies are technically possible, the undisputed winner is the HEMT. Very recently, the GaN HEMT has been commercialized in the 15–650 V classes [2], and its market size is projected to exceed \$1.25 billion by 2027 [130]. Owing to GaN's superior physical properties over Si and SiC for power applications, GaN HEMTs allow for higher switching frequency and therefore, have already seen wide adoptions in fast chargers, wireless charging, data centers, and electrified transportation. In addition, GaN HEMTs can accommodate various substrates, e.g., Si, sapphire, SiC, and GaN. Most commercial GaN HEMTs for power electronics rely on large-diameter GaN-on-Si, and their process is CMOS-compatible, enabling a similar material and processing cost as compared to SiC power devices [131].

At the heart of the GaN HEMT is a heterojunction that provides a quasi-two-dimensional channel with high-electron density ( $N_S$ ) and mobility ( $\mu$ ), i.e., the two-dimensional electron gas (2DEG) channel. Unlike GaAs HEMTs, the 2DEG in GaN HEMTs forms without the need for any extrinsic dopants. As shown in Fig. 2.26, when a thin aluminum gallium nitride (AlGaN) layer (typically 5–30 nm thick) is grown on top of a thicker GaN layer, a 2DEG with  $N_S \sim 10^{12} - 10^{13} \text{ cm}^{-2}$  forms below the AlGaN/GaN hetero-interface due to polarization fields and donor-like surface states [132, 133]. Electrons are vertically confined within a thin triangular potential well, allowing for a high mobility of 1500–2000  $\text{cm}^2/(\text{V}\cdot\text{s})$ . Note that the 2DEG can be formed in numerous combinations of group III-nitride heterostructures, and the AlGaN/GaN is the most popular heterostructure of choice. The 2DEG is a unique feature not available in Si and SiC technologies. It is the combination of high current densities obtainable via the 2DEG and the large  $E_C$  of GaN that make it such an attractive power device, despite the lateral configuration. It is also worth noting that the 2DEG forms without the application of a gate bias, meaning that GaN HEMTs are inherently depletion mode (D-mode) or normally-on devices. While this makes them directly usable for power amplifiers in telecommunications applications [134, 135], power electronics require normally-off or enhancement mode (E-mode) operation. Methods to satisfy this requirement are explored below.

## 7.2 Commercial and R&D Devices

Currently, four main structures are adopted in commercial power GaN HEMTs, as illustrated in Fig. 2.27. While all of commercial devices employ the 2DEG channel, main difference between them lies in the gate stack, or more specifically the techniques to enable enhancement-mode (E-mode) operation, which is highly desirable for power electronics applications [136]. The Schottky-type p-gate HEMT (SP-HEMT) (Fig. 2.27a) and gate injection transistor (GIT) (Fig. 2.27b) [137] both




**Fig. 2.26** (a) Schematic cross section of a heterojunction consisting of an AlGaN barrier layer and GaN channel layer. (b) Energy band diagram across the AlGaN/GaN heterojunction demonstrating the formation of a two-dimensional electron gas (2DEG) within the GaN layer characterized by large mobility and sheet carrier density

use p-GaN to deplete the 2DEG under the gate, but they feature different contacts between the gate metal and p-GaN. The recessed gate and ohmic gate contact in the GIT favor the hole injection and conductivity modulation, which are not present in the SP-HEMT. Given the large voltages that these devices are expected to block, field management is critical. As shown, field plates are often used to suppress field crowding. The cascode (Fig. 2.27c) and direct-drive devices usually co-package a high-voltage D-mode GaN HEMT with a low-voltage E-mode Si power MOSFET to make the composite device function like a single high-voltage E-mode transistor [138]. Direct-drive devices also co-package the gate driver and protection Si ICs with the GaN HEMTs [139].

Despite their success, the performance of commercial GaN devices has not yet reached the predicted material limit. In the last few years, two emerging GaN devices, i.e., the FinFET and trigate device as well as the multichannel device, have arguably been among the most innovative and promising lateral GaN power devices. The GaN FinFET and trigate devices have been comprehensively reviewed in [140]. As shown in Fig. 2.28a, these nonplanar GaN devices take advantage of the multi-gate fin channels to improve the gate controllability. Very different from Si FinFETs, GaN FinFETs and trigate devices have many structural innovations, such as wrapping around 2DEG channels with the MIS stack [141] or the p-n junction [142]. The superior gate controllability has not only allowed higher current on/off ratio, steeper threshold swing, and suppression of short-channel effects, but also E-mode operation, on-resistance reduction, current collapse alleviation, and enhanced thermal management [140].


Recently, the large-diameter wafer with multiple, vertically stacked 2DEG channels becomes available. This multichannel wafer allows for a sheet resistance below  $120 \Omega/\text{sq}$ , i.e., at least three times lower than that of a single 2DEG channel [143]. Despite a much lower  $R_{\text{ON}}$  of multichannel devices, it is challenging to manage the





**Fig. 2.27** Schematic of (a) SP-HEMT, (b) GIT, and (c) cascode GaN HEMT. (A de-capped device photo is shown in (c), which is adapted from [139])

electric field crowding at high reverse biases due to high volume charges. Various structures, e.g., trigate [144], p-GaN termination [143], 3-D junction fin [145], and reduced surface cap layer [146], have been developed in multichannel rectifiers, which enabled their performance to exceed the 1-D SiC limit up to a voltage class of 10 kV. For multichannel HEMTs, trigate [140] and monolithic-cascode [147] designs have been innovatively applied; the monolithic-cascode device (Fig. 2.28b) demonstrates the E-mode operation with a performance surpassing SiC up to 10 kV [148].




**Fig. 2.28** Schematic of (a) trigate GaN HEMTs and (b) multichannel monolithic-cascade GaN HEMTs. ((a) is adapted from [142], and (b) adapted from [147])

### 7.3 Discrete Device Packaging

The aforementioned innovations in GaN HEMT design and chip manufacturing make it possible to push the limits of output power and switching frequency, in turn demanding careful consideration at the package level. As the junction temperature ( $T_J$ ) increases,  $R_{ON}$  increases and transconductance ( $g_m$ ) decreases, which contribute to increased conduction and switching losses, respectively. If left unchecked, self-heating can lead to thermal runaway and a catastrophic failure of the device. To combat these problems, thermal management and hot spot evaluation of GaN HEMTs have been extensively studied using a variety of electrical and optical techniques [148, 149]. Most commercial products call for a maximum junction temperature of approximately 150 °C for reliable operation, as defined by JEDEC standards [150].

In lower-frequency applications, well-established through-hole, lead frame packages (Fig. 2.29a), such as TO-220 and TO-247, can be used. An example of a TO-247 package is shown in Fig. 2.29b [151]. Within the package, the GaN



**Fig. 2.29** (a) Schematic cross section of a lead frame package. [153] (b) Picture of a commercial GaN HEMT in a lead frame package. [151] (c) Schematic cross section of a no-lead package with an embedded GaN HEMT. [153] (d) Picture of a GaN HEMT in a proprietary embedded package [154]

HEMT is attached to a thermally conductive substrate, such as a direct-bonded copper (DBC) substrate. Electrical connections to the leads are made via wire- or ribbon-bonding, as shown in Fig. 2.29c. Since one of the major advantages of GaN HEMTs is their high mobility, they are extremely well-suited for high-frequency applications. As the switching frequency of the application increases, however, the parasitic inductances associated with the bond wires and leads impede performance. As a first step toward mitigating parasitics, no-lead packages, such as the Power Quad Flat No Leads (PQFN) topology have been adopted. Within these packages, however, wire-bonds are still used. For highest-frequency performance, micro-vias or flip-chip bonding [152] can instead be employed to fully embed the chip within a multilayered package, as shown in Fig. 2.29c [153] and Fig. 2.29d [154]. Thermal management is achieved by strategically introducing thermal vias and novel materials with superior thermal conductivity. The small footprint of these packages drives down the size and weight of power modules, making them highly attractive for portable applications. Chip embedding also facilitates multi-chip and heterogeneous technology integration [155].

## 7.4 Robustness and Reliability

The reliability and robustness challenges of GaN HEMTs come from not only the distinct device physics (e.g., the lack of p-n junctions between source and drain) but also the heterogeneous GaN-on-Si epitaxy with a high dislocation density. Many issues regarding device stability, reliability, and robustness arise from the presence of traps in various regions of the epi structure. Trapping behavior is usually time-dependent. Hence, device characteristics in fast switching could significantly differ from the ones under DC conditions. A recent paper nicely overviews the relevant device physics and material issues [156]. As commercial GaN HEMTs have passed reliability qualifications, many recent studies emphasized on testing them in switching circuits to understand their robustness outside the safe operating areas.

The dynamic  $R_{ON}$  phenomenon, where  $R_{ON}$  immediately after device turn-on is higher than the DC value, is a well-known issue of GaN HEMTs that increases their

conduction losses in power converters. A decade of study has revealed its origins to be associated with buffer trapping, surface trapping, and gate instability [156]. After relentless efforts by the GaN community, this issue has been significantly alleviated. Steady-state switching measurements have shown the worst-case dynamic  $R_{ON}$  of commercial GaN HEMTs to be less than two times higher than the static value [157].

Two major robustness metrics of a power transistor is the avalanche and short-circuit capabilities. The former evaluates the device's capability to pass a high avalanche current ( $I_{AVA}$ ) at its avalanche breakdown voltage ( $BV_{AVA}$ ) and thereby dissipate the circuit surge energy in device. GaN HEMTs have no avalanche capability and a destructive breakdown. The surge energy cannot be dissipated but induces a capacitive charging in GaN HEMTs, and they fail when the capacitive overvoltage reaches the transient BV [158]. More interestingly, this transient BV in fast switching was found to be dynamic and higher than the static BV measured in quasi-static  $I$ - $V$  sweeps [159, 160]. This is attributed to the reduced buffer trapping in short pulses, where the buffer trapping intensifies the peak electric field and make it reach the critical electric field of GaN at lower drain biases [159]. Different from the standalone GaN HEMTs, the dynamic BV of cascode GaN HEMTs was found to be much lower than their static BV due to the internal Si avalanching [138].

Short-circuit robustness evaluates the device's capability of withstanding an abnormally high current in forward conduction and reverse blocking states for a certain time (usually required to be  $>10 \mu\text{s}$ ) before the protection circuit intervenes [161]. The short-circuit robustness of GaN HEMTs is insufficient at a high blocking voltage. For example, the short-circuit withstand time of all 600/650 V rated commercial GaN HEMTs was found to be below  $1 \mu\text{s}$  at a bus voltage of 400 V [162].

It is worth noting that the insufficient avalanche and short-circuit capabilities of GaN HEMTs are related to the HEMT device instead of the GaN material. In vertical GaN devices comprising p-n junctions, which will be introduced in Sect. 3, robust avalanche and short-circuit capabilities have been demonstrated. For example, a reverse  $I_{AVA}$  over 50 A [163] and forward surge current over 50 A [164] were reported in 1.2 kV vertical GaN p-n diodes; an avalanche energy comparable to Si and SiC devices has been demonstrated in vertical GaN fin-channel JFETs [165–167]. In the 650 V vertical GaN JFETs, a short-circuit withstand time over  $30 \mu\text{s}$  has been reported at the 400 V bus voltage, with a short-circuit energy superior to SiC and Si MOSFETs [160].

Note that many of the above reliability and robustness challenges facing GaN HEMTs limit the further advancement of their performance. For example, due to the lack of avalanche capability, a larger voltage over-design is implemented in commercial GaN HEMTs as compared to Si and SiC MOSFETs [137, 157], which leads to larger specific on-resistance and offsets the inherent advantages of GaN devices. Addressing these challenges will not only facilitate GaN's applications but also bring considerable performance advancements to the device itself.

## 7.5 Approaches to GaN ICs

To take full advantage of the high switching speed of GaN HEMTs, it is necessary to minimize parasitic inductances between them and their gate driving circuits, which is desirably to be realized through monolithic integration. The E-mode/D-mode logic, which is also known as the direct coupled logic (DCL), has been employed to make the GaN HEMT-based driving circuits and integrate them with the high-voltage GaN power HEMTs [168]. Such GaN power ICs are already commercially available from companies such as Navitas Semiconductor, Power Integration, and EPC, and they have been widely used in consumer electronics systems such as fast chargers and wireless chargers.


A key limitation of the DCL-based power ICs is the high-power consumption and limited circuit design flexibility [136]. To overcome these issues, there has been extensive research on the GaN complementary technology comprising high-performance n-channel and p-channel GaN E-mode transistors [136]. For this, the key challenge is on the p-channel GaN transistor design. An early GaN CMOS demonstration employs p-channel GaN MOSFETs on a regrown epitaxial structure [169]. Later, it was proposed to utilize the p-GaN layer in standard p-gate GaN HEMTs to make the p-channel GaN transistors [170], which obviates the need for epitaxy regrowth. Subsequently, a regrowth-free GaN CMOS has been demonstrated [171].

Heterogeneous integration of GaN HEMTs with Si CMOS technology is another approach that is being pursued to enhance power and functionality. A prominent example is the use of oxide bonding at the wafer scale [172]. GaN HEMTs are first fabricated on 300 mm highly resistive Si wafers and then bonded to Si wafers. The second Si wafer is controllably removed using an etch stop layer, ultimately leaving behind single crystal Si, with which Si p-channel MOSFETs are fabricated. More recently, both Si NMOS and PMOS devices have been integrated with E- and D-mode GaN HEMTs [173] using this approach. Whereas the primary focus has been on power amplifier development thus far, the introduction of field management techniques that permit high-voltage operation would unlock several exciting opportunities in the power electronics space as well.

## 7.6 Vertical GaN Devices

### 7.6.1 Transistors

The vertical structure is often believed to favor high-voltage, high-power devices as it facilitates current spreading and thermal management [174] and allows for the realization of high voltage without enlarging the chip size. Additionally, as compared to GaN-on-Si, GaN-on-GaN homoepitaxial layers possess a much lower dislocation density, which favors the minimization of trapping effects. Over the



**Fig. 2.30** Schematic of (a) the vertical GaN Fin-MOSFET and (b) vertical GaN Fin-JFET [175]

last several years, the cost of GaN-on-GaN wafer is dropping fast, and 4-inch freestanding wafer is widely available now [131]. Several vertical GaN transistors with a voltage class over 1.2 kV have been demonstrated recently.

The vertical GaN FinFETs leverage the digital FinFET concept and employ the submicron-meter fin-shaped channels to provide superior gate control as well as enable the E-mode operation and bidirectional conduction. The small footprint of fin channels also allows for very high channel density and thereby low channel resistance. The development of this device concept as well as its application to other materials have been reviewed in [175] and [140]. Depending on the sidewall gate stack, there are two types of power FinFETs, the Fin-MOSFET (Fig. 2.30a) and Fin-JFET (Fig. 2.30b). In each fin, the Fin-MOSFET features a bulk fin channel in parallel with two sidewall accumulation-type MOS channels [176] and the device needs only n-type GaN. In the Fin-JFET, the inter-fin region is filled with p-GaN, and the strong depletion of the lateral p-n junction allows a high doping concentration in the fin while keeping the E-mode operation [165, 166]. 1.2 kV vertical GaN Fin-MOSFETs [177, 178] and Fin-JFETs [165, 166] have both shown three- to fivefold lower specific  $R_{ON}$  and superior switching performance [165, 178] as compared to 1.2 kV SiC MOSFETs. Industrial GaN Fin-JFETs for the first time demonstrates the avalanche capability in GaN transistors [165, 166] and have a record short-circuit robustness in GaN transistors [161]. The Fin-JFET also demonstrates a unique short-circuit robustness at a bus voltage close to its  $BV_{AVA}$  [161], which was not reported in other devices.

The AlGaIn/GaN current aperture vertical electron transistor (CAVET) is a unique transistor topology that seeks to leverage the highly conductive AlGaIn/GaN heterostructure's 2DEG with the voltage handling of a vertical drift region. Early demonstrations were conducted on sapphire substrates and relied on regrowth [179], but the more recent availability of native GaN substrates has improved material

quality and permitted the use of Mg implantation to form the current blocking layer (CBL) and consequently define the aperture [180]. Current challenges associated with both etch and regrowth as well as ion implantation limit the quality of the CBLs, as well as their interfaces with adjacent regions. Thus, trench CAVETs were also developed, both with MIS gate [181] and p-GaN [182] gate structures to provide E-mode operation. In the latter work [182], 1.7 kV/1.0 m $\Omega$  cm<sup>2</sup> devices were reported, which surpassed the SiC BFOM limit at this voltage rating, and represent the current state of the art for GaN CAVETs.

While the conventional DMOSFET and UMOSFET topologies have been readily adopted in both Si and SiC technologies, they remain difficult to realize in GaN. This is primarily due to a lack of a native, high-quality oxide that can be used in the gate structure. Poor GaN/oxide interfaces lead to poor channel conduction and channel inversion. The use of ALD and MOCVD dielectrics [183, 184] as well as UID GaN interlayer/oxide (known as the “OG-FET”) [185] structures has been investigated at the gate, but the performance and reliability needed to displace SiC MOSFETs have yet to be achieved. An additional challenge is selective area p-type doping, which is needed to define the channel, contacts, and edge terminations. Recently, Mg implantation has been explored for this purpose [186], but progress in this space is still needed.

## 7.6.2 Diodes

Early studies of vertical GaN devices started from p-n diodes, as the p-n junction is a key building block for many advanced devices. Multiple groups have reported 3.3–5 kV GaN p-n diodes with a differential  $R_{ON}$  v.s.  $V_{BL}$  trade-off exceeding the 1-D SiC unipolar limit [187, 188]. In addition to the aforementioned avalanche and surge capabilities, a breakdown field of 2.8–3.5 MV/cm close to intrinsic GaN limits has also been reported in vertical GaN p-n diodes. As compared to SiC p-n diodes, industrial GaN p-n diodes show a comparable robustness but smaller reverse recovery and faster switching speed [165].

However, the vertical GaN p-n diode may not be competitive as a standalone rectifier due to the large turn-on voltage due to the GaN bandgap. Advanced Schottky barrier diodes (SBDs) are highly desirable, as they combine Schottky-like forward characteristics (small turn-on voltage) and p-n-like reverse characteristics (high breakdown field and low leakage current). These advanced SBDs include the trench MIS/MOS barrier Schottky (TMBS) diode, junction barrier Schottky (JBS) diode, and merged p-n/Schottky (MPS) diode. These diodes employ either the MIS stack or the p-n junction to deplete the top part of the drift region at low reverse biases, thereby shielding the top Schottky contact from high electric field. 600–700 V GaN TMBS diodes [189] and JBS diodes [190], as well as 2 kV MPS diodes [191], have exhibited at least 100-fold lower leakage current compared to standard SBDs. Toyoda Gosei reported an industrial 10 A, 750 V GaN TMBS diode operational at over 200 °C [192].

### 7.6.3 Vertical Devices on Foreign Substrates

In addition to freestanding GaN substrates, vertical GaN devices can be also fabricated on low-cost foreign substrates, such as Si, sapphire, and engineering substrates. The relevant studies date back to the first demonstration of vertical GaN-on-Si diodes using a quasi-vertical structure [193]. Fully vertical GaN-on-Si devices were later realized by various approaches to handle the insulative, defective transitional layers, including the layer transfer [194], buffer doping [195], and deep backside trenches [196]. The state of the art includes 500–800 V vertical GaN-on-Si diodes [196] and MOSFETs [197] as well as 1.4 kV vertical GaN-on-sapphire SBDs [198]. Regarding the cost and performance trade-offs, the higher dislocation density in GaN-on-Si was found to induce a relatively small degradation in forward characteristics but a higher off-state leakage current at high biases [199], at the same time bringing the material and processing cost by at least tenfold [131].


### 7.6.4 GaN Superjunction Devices

The SJ is arguably the most conceptually innovative and commercially successful device in Si, which relies on alternative n- and p-doped pillars and can break the theoretical trade-off between  $R_{ON}$  and BV of 1-D drift regions [200]. The SJ has not reached experimental demonstrations in GaN. Instead of p-n junction, balanced polarization charges were used in lateral AlGaIn/GaN devices to produce a “natural SJ” for superior E-field management [201]. However, their  $R_{ON}$  is still much higher than the 1-D GaN limit (and even the SiC limit).

The recent experimental realization of selective p-type doping in GaN devices [165, 190] has shown the promise for fabricating GaN SJ devices. Selective p-GaN/2DEG junctions with a high blocking electric field have also been reported [202]. Simulations predict that vertical GaN SJ transistors with fin channels and 2DEG channels can enable at least 20-fold smaller switching charges as compared to today’s transistors and allow multi-MHz, multi-kilovolts power switching [203].

A novel approach to realizing the GaN SJ involves the use of the lateral polar junction (LPJ), wherein neighboring n-type and p-type pillars are formed by the simultaneous growth of selectively doped N-polar and Ga-polar GaN [204]. Recently, charge balance between neighboring pillars, a critical design requirement in any SJ, was demonstrated with this approach [205]. Steps forward are also being made to reduce background doping in N-polar GaN, which is needed to achieve large blocking voltages. Given the progress being on all fronts, we believe the demonstration of a GaN SJ will arrive soon.





**Fig. 2.31** On-resistance versus breakdown voltage trade-offs of the state-of-the-art GaN Schottky barrier diodes and power transistors as well as SiC power MOSFETs

## 7.7 Outlook: Research Opportunities

GaN technology has developed rapidly in the last decade, as evidenced by the significant commercial and research investments made for power electronics. Figure 2.31 shows the on-resistance versus breakdown voltage trade-offs of the state-of-the-art GaN Schottky barrier diodes and power transistors as compared to SiC power devices. The performance of commercial GaN HEMTs is between the Si and SiC theoretical limits, and many emerging GaN devices, particularly the vertical and multichannel lateral GaN devices, have shown performance exceeding the 1-D SiC theoretical limit. This suggests a good promise of expanding the GaN's application space in power electronics through device innovations. In the meanwhile, the state-of-the-art GaN device performance is still inferior to the 1-D unipolar GaN limit, suggesting room for further improvement. While many opportunities for future progress have already been presented in the preceding discussion, this section provides more detail on some of the most exciting research trends that lie ahead for GaN and III-nitrides more generally.

### 7.7.1 Selective Area P-Type Doping

Selective area doping is a critical process technology for both vertical and lateral power devices, including JBS diodes, MOSFETs, JFETs, and SJ devices. In Si and SiC technologies, efficient implantation of both donor and acceptor impurities has been established for this purpose. Beyond the formation of the device's active area, ion implantation is also relied on to create efficient edge terminations, such as guard rings and junction termination extensions [206]. While Si implantation is available for n-type doping of GaN, the ability to selectively form p-type GaN regions remains critical and elusive. Etch and regrowth process has been explored extensively, but is often limited by defects at the etched interface [179, 207–210]. Very recently, encouraging results have emerged using proprietary methods for etch and regrowth, which have enabled avalanche breakdown to be observed in vertical 1.2 kV GaN JFETs [166].

Mg implantation for selective area p-type doping has also been pursued for a long time, since it is expected to offer high-quality interfaces, reduced processing steps, and greater control over doping profiles. The principle challenge is suppressing decomposition of the surface at the high annealing temperatures ( $> \sim 1100$  °C) [211] needed to activate the Mg ions and repair the crystal damage introduced by implantation. Several annealing techniques have been proposed to activate Mg-implanted GaN while avoiding surface decomposition. Pulsed techniques such as multicycle rapid thermal annealing (MRTA) [212], gyrotron microwave annealing [213], and laser annealing [214] have successfully suppressed surface decomposition. However, the reported activation ratios are quite low (e.g.,  $\sim 0.5$ – $8\%$ ) [190, 212, 213], which limits their practical adoption. Ultrahigh-pressure annealing (UHPA) is another strategy, which calls for an  $N_2$  ambient pressure of  $> 300$  MPa to stabilize the surface during the anneal. Most importantly, experimental results have shown that  $\sim 100\%$  activation of the implanted Mg can be achieved with UHPA [215], though significant Mg diffusion has also been observed [216]. GaN PN junctions with kV-level blocking voltages have been recently reported with this technique [217]. How this technology develops, in particular for use in devices with even larger blocking voltages (i.e.,  $> 5$  kV), could have a major impact on future generations of vertical GaN devices.

### 7.7.2 High-Voltage GaN Devices

As current GaN HEMTs are mainly commercialized in the low-voltage range ( $< 650$  V), there has been a popular belief that GaN devices are suitable only for low-voltage applications. Contrary to this popular belief, GaN rectifiers [146] and E-mode HEMTs [147] have been demonstrated up to 10 kV with the performance beyond the 1-D SiC unipolar limit. These results suggest that material and device landscapes for the \$5 billion medium-voltage (1–35 kV) power electronics market could be reshaped, and multi-kilovolt GaN devices are very promising for applications like electric grid and renewable energy processing. From the device

architecture point of view, both vertical GaN devices and multichannel lateral devices are promising candidates of the medium- and high-voltage GaN switches, as they address the challenges facing the conventional single-channel HEMTs for voltage upscaling and power upscaling (e.g., crowding current and electric field distributions, limited current capability). Looking forward, numerous research opportunities exist in physics, materials, and devices for multi-kilovolts GaN power devices, as well as reliability, robustness, and converter applications.


### 7.7.3 N-Polar GaN HEMTs

The band diagram for the GaN HEMT provided in Fig. 2.26 assumes the use of Ga-polar or Ga-face GaN. While it was understood early on by the community that a 2DEG could also be formed in N-polar GaN [132], virtually all GaN HEMTs reported in the literature have been based on Ga-polar technology due to its superior chemical and thermal stability of N-polar GaN [218]. Advancements in surface roughness, doping control, and in situ passivation of N-polar GaN have renewed interest in N-polar GaN. This is because the two-dimensional electron gas (2DEG) is formed with an AlGa<sub>N</sub> back-barrier because of the opposite polarization field. The consequence of this is a reduced contact resistance for the source and drain, as well as easier gate length scaling. For RF applications, N-polar GaN HEMTs have been experimentally demonstrated to outperform Ga-polar GaN HEMTs [219]. An initial report of an N-polar GaN/AlGa<sub>N</sub> HEMT on sapphire achieved a breakdown voltage of 2 kV and state-of-the-art dynamic  $R_{on}$  compared to Ga-polar GaN HEMT competitors [220]. Additional performance gains are expected after transitioning to Si or SiC substrates, as well as via improvements to the surface passivation.

### 7.7.4 UWBG III-Nitrides

Due to the cubic dependence of the BFOM on the critical electric field ( $E_C$ ) of a material, there has been a large push to develop ultra-wide bandgap (UWBG) semiconductors for power devices [221]. This is clearly visualized in Fig. 2.32a. Among these, Al<sub>x</sub>Ga<sub>1-x</sub>N is a III-nitride semiconductor that shares many similarities to GaN, such as piezoelectric properties and a direct bandgap, and it can be grown on single crystal AlN substrates with a state-of-the-art dislocation density  $<10^4 \text{ cm}^{-2}$  [222]. For reference, if 100% Al composition (i.e., AlN) is used, the BFOM is predicted to yield an up to 34- or 80-fold increase in the BFOM over GaN and SiC, respectively, resulting in significant loss reductions.

To study the voltage handling capability of Al-rich AlGa<sub>N</sub>, Al<sub>0.85</sub>Ga<sub>0.15</sub>N/Al<sub>0.6</sub>Ga<sub>0.4</sub>N HEMTs were recently fabricated on native AlN substrates [223]. The HEMT structure consists, bottom to top, of an unintentionally doped (UID) AlN layer, a 300 nm Al<sub>0.6</sub>Ga<sub>0.4</sub>N channel layer, and a 20 nm UID Al<sub>0.85</sub>Ga<sub>0.15</sub>N barrier layer. The upper 150 nm of the Al<sub>0.6</sub>Ga<sub>0.4</sub>N channel layer is doped with Si at  $5 \times 10^{17} \text{ cm}^{-3}$ . The channel layer was doped instead of the barrier layer to avoid



**Fig. 2.32** (a) Trade-off of on-resistance vs. breakdown voltage for different semiconductor technologies per the BFOM. (Modified from [221]). (b) Two-terminal mesa breakdown characteristics for an UID  $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}$  layer grown on native AlN substrate. (c) Three-terminal breakdown characteristics of  $\text{Al}_{0.85}\text{Ga}_{0.15}\text{N}/\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}$  HEMT for  $L_{GD}$  of 4 and 9  $\mu\text{m}$ . The  $L_{SG}$  and  $L_G$  are 1.5  $\mu\text{m}$  each and  $V_{GS}$  is -20 V [223]

high gate leakage while simultaneously facilitating ohmic contact formation. The cross-sectional schematic of the resulting mesa test structure is shown in the inset of Fig. 2.32b, which shows the two-terminal mesa breakdown characteristics for two mesa separations ( $d$ ): 1.3 and 3.3  $\mu\text{m}$ . Fluorinert was used to prevent premature breakdown. At 1.3  $\mu\text{m}$  separation, UID  $\text{Al}_{0.6}\text{Ga}_{0.4}\text{N}$  layer breaks down at  $\sim 1500 \text{ V}$ , which corresponds to a breakdown electric field of 11.5 MV/cm. For context, this breakdown field is  $\sim 2\times$  and  $\sim 4\times$  higher than that previously observed in the UID AlN buffer mesa breakdown field in AlN/ $\text{Al}_{0.5}\text{Ga}_{0.5}\text{N}/\text{AlN}$  HEMTs [224] and AlN MESFETs [225], respectively. The structure with 3.3  $\mu\text{m}$  separation was measured up to the upper limit of the testbench used (2.2 kV) and did not break down. The three-terminal HEMT breakdown characteristics for two different gate-to-drain ( $L_{GD}$ ) distances, 4 and 9  $\mu\text{m}$ , are shown in Fig. 2.32c. In both cases, the source-to-gate ( $L_{SG}$ ) distance and gate length ( $L_G$ ) are 1.5  $\mu\text{m}$ , and  $V_{GS}$  is -20 V. As seen, the 4 and 9  $\mu\text{m}$  devices break down at  $V_{DS}$  850 and 1500 V, respectively, without using any edge termination techniques. This confirms the potential for low defect density Al-rich AlGaN on AlN to be used for power devices. Following the introduction of edge terminations in the future, improvements in performance are expected. In order for AlGaN HEMT technology to truly threaten the GaN HEMT’s position in the market, however, the inferior thermal conductivity of AlGaN and ohmic contacts will need to be improved significantly.

## 8 Conclusions

WBG devices have compelling advantages over their Si counterparts and are presently inserted in numerous power applications enabling higher efficiency, smaller form factor, higher power density, and operation at elevated temperatures with simplified circuit topologies and thermal management.

Commercial SiC power devices (diodes, MOSFETs, JFETs, and BJTs) as well as bipolar devices (IGBTs) best suited for +10 kV applications were reviewed. Unipolar SiC devices are commercially available in the 650–1700 V range with the SiC MOSFET being inserted in the vast majority of SiC power applications. SiC MOSFETs have also been demonstrated at 3.3, 6.5, and 10 kV with commercial release coming in the next few years. Above 10 kV, the thick drift layer of MOSFETs becomes highly resistive, and bipolar devices like the SiC IGBT provide a good trade-off between lower conduction and increased switching losses.

Lateral GaN power devices will most probably, with time, dominate applications in the voltage range below 600–1000 V, in particular as GaN-based ICs mature. The low-loss and fast switching speed offered by this platform promises to not only improve performance but also reduce system cost, size, and weight. Despite the many technological advancements in GaN HEMTs over the years, they have not yet fulfilled their predicted performance potential. Multichannel and trigate device configurations are closing the gap, but thermal management remains a key hurdle that must be overcome via efforts in device and materials engineering. Due to the relatively recent introduction of GaN HEMTs to the power electronics market, there remain several opportunities to better understand the mechanisms that determine reliability and robustness in these devices. As time passes and the technology matures, consumer hesitance will dissipate. Vertical GaN technology is also catching up for >1 kV applications. In order for these devices to displace their SiC counterparts, the cost of native GaN substrates must be reduced, drift region doping must be lowered, and efficient selective area doping via ion implantation must be realized.

Barriers to WBG mass commercialization include the higher than silicon device cost, reliability and ruggedness concerns, and the need for a trained workforce to skillfully insert WBG devices into power electronics systems. In many applications, at the system level, WBG-based solutions are at parity or even more cost-effective than those of silicon primarily due to passive component simplifications. WBG devices are rapidly overcoming barriers to system insertion and are entering mass production in volume fabs with its cost-lowering benefits.

## References

1. X. She, A.Q. Huang, O. Lucía, B. Ozpineci, Review of silicon carbide power devices and their applications. *IEEE Trans. Indus. Electron* **64**(10), 8193–8204 (2017)
2. H. Amano, Y. Baines, E. Beam, M. Borga, T. Bouchet, P.R. Chalker, M. Charles, K.J. Chen, R. Nadim Chowdhury, C.D. Chu, M.M.D. Santi, S. Souza, L.D. Decoutere, B.E. Cioccio, T. Egawa, P. Fay, J.J. Freedman, L. Guido, O. Häberlen, G. Haynes, D. Thomas Heckel, P. Hemakumara, J. Houston, M. Hu, Q. Hua, A. Huang, S.J. Huang, H. Kawai, D. Kinzer, M. Kuball, A. Kumar, K.B. Lee, X. Li, D. Marcon, M. März, R. McCarthy, G. Meneghesso, M. Meneghini, E. Morvan, A. Nakajima, E.M.S. Narayanan, T. Stephen Oliver, D. Palacios, M. Piedra, R. Plissonnier, M. Reddy, I. Sun, A.T. Thayne, V. Nicola Trivellin, M.J. Unni, M.V. Uren, D.J. Hove, J. Wallis, J. Wang, S. Xie, S.Y. Yagi, C. Youtsey, R. Yu, E. Zanoni, S. Zeltner, Y. Zhang, The 2018 GaN power electronics roadmap. *J. Phys D. Appl. Phys* **51**(16), 163001 (2018). <https://doi.org/10.1088/1361-6463/aaaf9d>

3. N. Camara, K. Zekentes, L.P. Romanov, A.V. Kirillov, M.S. Boltovets, K.V. Vassilevski, G. Haddad, Microwave *p-i-n* diodes and switches based on 4H-SiC. *IEEE EDL* **27**, 108–110 (2006). <https://doi.org/10.1109/led.2005.862686>
4. K.V. Vassilevski, A.V. Zorenko, K. Zekentes, X-band Silicon Carbide IMPATT oscillator. *MRS Online Proc. Lib* **680**, 1011 (2001). <https://doi.org/10.1557/PROC-680-E10.11>
5. K.V. Vassilevski, A.V. Zorenko, K. Zekentes, Experimental observation of microwave oscillations produced by pulsed silicon carbide IMPATT diode. *Electron. Lett* **37**(7), 466–467 (2001). <https://doi.org/10.1049/el:20010285>
6. M. Arai, S. Ono, C. Kimura, IMPATT oscillation in SiC  $p^+-n-n^+$  diodes with a guard ring formed by vanadium ion implantation. *Electron. Lett* **40**, 1026 (2004). <https://doi.org/10.1049/el:20045312>
7. K.V. Vassilevski, K. Zekentes, A.V. Zorenko, L.P. Romanov, Experimental determination of electron drift velocity in 4H-SiC  $p^+-n-n^+$  avalanche diodes. *IEEE EDL* **21**, 485–487 (2000). <https://doi.org/10.1109/55.870609>
8. P.A. Ivanov, A.S. Potapov, T.P. Samsonova, I.V. Grekhov, Current–voltage characteristics of high-voltage 4H-SiC  $p^+-n_0-n^+$  diodes in the avalanche breakdown mode. *Semiconductors* **51**, 374–378 (2017). <https://doi.org/10.1134/s1063782617030095>
9. K. Vassilevski, Silicon carbide diodes for microwave applications. *Int J. High Speed Electron. Syst.* **15**(04), 899–930 (2005). <https://doi.org/10.1142/s0129156405003454>
10. A. Salemi, Silicon carbide technology for high- and ultra-high-voltage bipolar junction transistors and PiN diodes, PhD dissertation, KTH, Sweden, 2017
11. T. Tsuji, A. Kinoshita, N. Iwamuro, K. Fukuda, K. Tezuka, T. Tsuyuki, H. Kimura, Experimental demonstration of 1200V SiC-SBDs with lower forward voltage drop at high temperature. *Mater. Sci. Forum* **717**, 917–920 (2012)
12. C.E. Weitzel, J.W. Palmour, C.H. Carter, K. Moore, K.K. Nordquist, S. Allen, C. Thero, M. Bhatnagar, Silicon carbide high-power devices. *IEEE Trans. Electron Dev* **43**(10), 1732–1741 (1996)
13. G. Chen, S. Bai, A. Liu, L. Wang, R.H. Huang, Y.H. Tao, Y. Li, Fabrication and application of 1.7 KV SiC-Schottky diodes. *Mater. Sci. Forum* **821**, 579–582 (2015)
14. Q. Wahab, T. Kimoto, A. Ellison, C. Hallin, M. Tuominen, R. Yakimova, A. Henry, J.P. Bergman, E. Janzen, A 3 kV Schottky barrier diode in 4H-SiC. *Appl. Phys. Lett* **72**(4), 445–447 (1998)
15. K. Vassilevski, I. Nikitina, A. Horsfall, N. Wright, C.M. Johnson, 4.6 kV, 10.5 mOhm.cm<sup>2</sup> Nickel Silicide Schottky diodes on commercial 4H-SiC Epitaxial Wafers. *Mater. Sci. Forum* **645-648**, 897 (2010)
16. R. Singh, J.A. Cooper, M.R. Melloch, T.P. Chow, J.W. Palmour, SiC power Schottky and PiN diodes. *IEEE Trans. Electron Dev* **49**(4), 665–672 (2002) vol. 49(12), pp. 2308–2316, 2002
17. K. Vassilevski, I.P. Nikitina, A.B. Horsfall, N.G. Wright, K.P. Hilton, A.G. Munday, A.J. Hydes, M.J. Uren, C.M. Johnson, et al., High voltage silicon Carbide Schottky diodes with single zone junction termination extension. *Mater. Sci. Forum* **556**, 873–876 (2007)
18. J.H. Zhao, P. Alexandrov, X. Li, Demonstration of the first 10-kV 4H-SiC Schottky barrier diodes. *IEEE Electron Dev. Lett* **24**(6), 402–404 (2003)
19. F. Roccaforte, G. Brezeanu, P. Gammon, F. Giannazzo, S. Rascunà, M. Saggio, Schottky contacts to silicon carbide: Physics, technology and applications, in *Advancing Silicon Carbide Electronics Technology, I: Metal Contacts to Silicon Carbide: Physics, Technology, Applications*, (Materials Research Forum LLC, 2018) ISSN 2471-8890 (Print) ISSN 2471-8904 (Online)
20. D. Stephani, Status, prospects and commercialization of SiC power devices. Device research conference. Conference digest (Cat. No.01TH8561), p. 14, 2001. <https://doi.org/10.1109/DRC.2001.937852>
21. B.M. Wilamowski, Schottky diodes with high breakdown voltages. *Solid-State Electron* **26**(5), 491–493 (1983). [https://doi.org/10.1016/0038-1101\(83\)90106-5](https://doi.org/10.1016/0038-1101(83)90106-5)
22. K. Tone, J.H. Zhao, M. Weiner, M. Pan, Fabrication and testing of 1,000 V - 60 A 4H-SiC MPS diodes in an inductive half-bridge circuit. *Mater. Sci. Forum* **338-342**, 1187–1190 (2000). <https://doi.org/10.4028/www.scientific.net/msf.338-342.1187>

23. Toshiba Corp, Improved JBS structure to reduce the leakage current and increase the surge current capability. <https://toshiba.semicon-storage.com/eu/semiconductor/product/diodes/sic-schottky-barrier-diodes/articles/improved-jbs-structure-to-reduce-the-leakage-current-and-increase-the-surge-current-capability.html>
24. T. Kimoto, J.A. Cooper, *Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices and Applications* (Wiley, 2014)
25. Y. Jiang, W. Sung, X. Song, H. Ke, S. Liu, B.J. Baliga, A.Q. Huang, E. Van Brunt, 10 kV SiC MPS diodes for high temperature applications. 28th Int. symposium on power semiconductor devices and ICs (ISPSD), pp. 43–46, 2016. <https://doi.org/10.1109/ispsd.2016.7520773>
26. F. Dahlquist, C.M. Zetterling, Mikael Östling, and K Rottner., Junction barrier Schottky diodes in 4H-SiC and 6H-SiC. *Mater. Sci. Forum* **264**, 1061–1064 (1998)
27. T. Yamamoto, J. Kojima, T. Endo, E. Okuno, T. Sakakibara, S. Onda, 1200-V JBS diodes with low threshold voltage and low leakage current. *Mater. Sci. Forum* **600**, 939–942 (2009)
28. N. Ren, J. Wang, K. Sheng, Design and experimental study of 4H-SiC trench junction barrier Schottky diodes. *IEEE Trans. Electron Dev* **61**(7), 2459–2465 (2014)
29. F. Dahlquist, J.O. Svedberg, C.M. Zetterling, M. Östling, B. Breitholtz, H. Lendenmann, A 2.8 kV, forward drop JBS diode with low leakage. *Mater. Sci. Forum* **338**, 1179–1182 (2000)
30. J. Hu, L.X. Li, P. Alexandrov, X.H. Wang, J.H. Zhao, 5 kV, 9.5 A SiC JBS diodes with non-uniform Guard Ring Edge termination for high power switching application. *Mat. Sci. Forum* **600**, 947–950 (2009)
31. R.H. Huang, G. Chen, S. Bai, R. Li, Y. Li, Y. Hong Tao, Simulation, fabrication and characterization of 4500V 4H-SiC JBS diode. *Mater. Sci. Forum* **778**, 800–803 (2014)
32. B.A. Hull, J.J. Sumakeris, Q.J. Zhang, J. Richmond, A.R. Powell, M.J. Paisley, V.F. Tsvetkov, A. Hefner, A. Rivera, et al., Development of large area (up to 1.5 cm<sup>2</sup>) 4H-SiC 10 kV junction barrier Schottky rectifiers. *Mater. Sci. Forum* **600**, 931–934 (2009)
33. Information on <https://www.geneseicsemi.com>
34. O. Kordina, C. Hallin, R.C. Glass, E. Janzen, A novel hot-wall CVD reactor for SiC epitaxy. *Inst. Phys. Conf. Ser.* **137**, 41–44 (1994)
35. P. Grivickas, A. Galeckas, J. Linnros, M. Syväjärvi, R. Yakimova, V. Grivickas, J.A. Tellefsen, Carrier lifetime investigation in 4H-SiC grown by CVD and sublimation epitaxy. *Mater. Sci. Semiconduct. Proc* **4**, 191 (2001). [https://doi.org/10.1016/s1369-8001\(00\)00133-5](https://doi.org/10.1016/s1369-8001(00)00133-5)
36. L. Storasta, H. Tsuchida, Reduction of traps and improvement of carrier lifetime in 4H-SiC epilayers by ion implantation. *Appl. Phys. Lett* **90**(6), 062116 (2007). <https://doi.org/10.1063/1.2472530>
37. T. Hiyoshi, T. Kimoto, Reduction of deep levels and improvement of carrier lifetime in n-Type 4H-SiC by thermal oxidation. *Appl. Phys. Exp* **2**, 041101 (2009). <https://doi.org/10.1143/apex.2.041101>
38. S.H. Ryu, D.J. Lichtenwalner, M. O’Loughlin, C. Capell, J. Richmond, E. van Brunt, C. Jonas, Y. Lemma, A. Burk, B. Hull, M. McCain, S. Sabri, H. O’Brien, A. Ogunniyi, A. Lelis, J. Casady, D. Grider, S. Allen, J.W. Palmour, 15 kV n-GTOs in 4H-SiC. *Mater. Sci. Forum* **963**, 651–654 (2019). <https://doi.org/10.4028/www.scientific.net/MSF.963.651>
39. H. Lendenmann, F. Dahlquist, N. Johansson, R. Söderholm, P.Å. Nilsson, P. Bergman, P. Skytt, Long term operation of 4.5 kV PiN and 2.5 kV JBS diodes. *Mater. Sci. Forum* **353-356**, 727–730 (2001). <https://doi.org/10.4028/www.scientific.net/msf.353-356.727>
40. N. Camara, A. Thuair, E. Bano, K. Zekentes, Forward-bias degradation in 4H-SiC p+nn+ diodes: Influence of the mesa etching. *Phys. State Sol. (a)* **202**(4), 660–664 (2005)
41. T. Ohno, H. Yamaguchi, S. Kuroda, K. Kojima, T. Suzuki, K. Arai, Influence of growth conditions on basal plane dislocation in 4H-SiC epitaxial layer. *J. Cryst. Growth* **271**, 1–7 (2004). <https://doi.org/10.1016/j.jcrysgro.2004.04.044>
42. J.J. Sumakeris, J.R. Jenny, A.R. Powell, Bulk crystal growth, epitaxy, and defect reduction in silicon carbide materials for microwave and power devices. *MRS Bullet* **30**(4), 280–286 (2005). <https://doi.org/10.1557/mrs2005.74>
43. J.J. Sumakeris, P. Bergman, M.K. Das, C. Hallin, B.A. Hull, E. Janzén, H. Lendenmann, M.J. O’Loughlin, M.J. Paisley, S.Y. Ha, M. Skowronski, J.W. Palmour, C.H. Carter Jr., Techniques for minimizing the basal plane dislocation density in SiC epilayers to reduce V<sub>f</sub> drift in SiC

- bipolar power devices. *Mater. Sci. Forum* **527-529**, 141–146 (2006). <https://doi.org/10.4028/www.scientific.net/msf.527-529.141>
44. W. Chen, M.A. Capano, Growth and characterization of 4H-SiC epilayers on substrates with different off-cut angles. *J. Appl. Phys* **98**(11), 114907 (2005). <https://doi.org/10.1063/1.2137442>
  45. Y. Bu, H. Yoshimoto, N. Watanabe, A. Shima, Fabrication of 4H-SiC PiN diodes without bipolar degradation by improved device processes. *J. Appl. Phys* **122**(24), 244504 (2017). <https://doi.org/10.1063/1.5001370>
  46. H. Niwa, J. Suda, T. Kimoto, 21.7 kV 4H-SiC PiN diode with a space-modulated junction termination extension. *Appl. Phys. Exp* **5**, 064001 (2012). <https://doi.org/10.1143/apex.5.064001>
  47. B.J. Baliga, *Power Semiconductor Devices* (PWS Publishing Company, 1996)
  48. D.C. Sheridan, G. Niu, J.N. Merrett, J.D. Cressler, C. Ellis, C.C. Tin, Design and fabrication of planar guard ring termination for high-voltage SiC diodes. *Solid State Electron.* **44**(8), 1367–1372 (2000)
  49. M.C. Tarplee, V.P. Madangarli, Q. Zhang, S. Sudardhan, Design rules for field plate edge termination in SiC Schottky diodes. *IEEE Trans. Electron. Dev* **48**(12), 2659–2664 (2001)
  50. T. Hiyoshi, T. Hori, J. Suda, T. Kimoto, Simulation and experimental study on the junction termination structures for high voltage 4H-SiC pin diodes. *IEEE Trans. Electron Dev* **55**(8), 1841–1846 (2008)
  51. W. Sung, J. Baliga, A.Q. Huang, Area-efficient bevel-edge termination techniques for SiC high-voltage devices. *IEEE Trans. Electron. Dev* **63**(4), 1630–1636 (2016)
  52. J. Bardeen, W.H. Brattain, The transistor, a semi-conductor triode. *Phys. Rev* **74**(2), 230 (1948)
  53. B. Jayant, Baliga., *Power Semiconductor Devices* (PWS Publishing Company, 1996)
  54. W.V. Muench et al., Silicon carbide field-effect and bipolar transistors. *IEEE electron devices meeting, 1977 international*, volume 23, pages 337–339. IEEE, 1977
  55. S.H. Ryu, A.K. Agarwal, J.W. Palmour, M.E. Levenshtein, 1.8 kV, 3.8 A bipolar junction transistors in 4H-SiC. *IEEE 13th international symposium on power semiconductor devices & IC's (ISPSD)*. IEEE, p. 37–40, 2001
  56. Y. Gao, A.Q. Huang, A.K. Agarwal, Q. Zhang, Theoretical and experimental analyses of safe operating area (soa) of 1200-V 4H-SiC BJT. *IEEE Trans. Electron Dev* **55**(8), 1887–1893 (2008)
  57. J.W. Palmour, Silicon carbide power device development for industrial markets. *IEEE international electron devices meeting*, pages 1–1. IEEE, 2014
  58. A. Salemi, H. Elahipanah, G. Malm, C.M. Zetterling, M. Östling, Area-and efficiency-optimized junction termination for a 5.6 kV SiC BJT process with low ON-resistance, in *Proc. 27th ISPSD*, (2015), pp. 249–252
  59. H. Elahipanah, A. Salemi, C.M. Zetterling, M. Östling, 5.8-kV implantation-free 4H-SiC BJT with multiple-Shallow-Trench junction termination extension. *IEEE Electron Dev. Lett.* **36**(2), 168–170 (2015)
  60. A. Salemi, H. Elahipanah, K. Jacobs, C.M. Zetterling, M. Östling, 15 kV-class implantation-free 4H-SiC BJTs with record high current gain. *IEEE Electron Dev. Lett.* **39**(1), 63–66 (2018)
  61. E. Danielsson, M. Domeij, H.S. Lee, C.M. Zetterling, M. Östling, A. Schöner, C. Hallin, A 4H-SiC BJT with an epitaxially regrown extrinsic base layer. *Mater. Sci. Forum* **483-485**, 905–908 (2005)
  62. Q. Zhang, A. Burk, F. Husna, R. Callanan, A. Agarwal, J. Palmour, R. Stahlbush, C. Scozzie, 4H-SiC bipolar junction transistors: From research to development—a case study: 1200 V, 20 A, stable SiC BJTs with high blocking yield. *21st international symposium on power semiconductor devices & IC's IEEE*, pp. 339–342, 2009
  63. S.G. Sundaresan, S. Jeliakov, B. Grummel, R. Singh, Rapidly maturing SiC junction transistors featuring current gain ( $\beta$ ) > 130, blocking voltages up to 2700 V and stable long-term operation. *Mater. Sci. Forum* **778**, 780 (2014)



64. C.F. Huang, J.A. Cooper, 4H-SiC npn bipolar junction transistors VWith BV CEO > 3,200 V. Proc. 14th international symposium on power semiconductor devices and ICs, IEEE, pp. 57–60, 2002
65. S. Balachandran, C. Li, P.A. Losee, I.B. Bhat, T.P. Chow, 6kV 4H-SiC BJTs with specific on-resistance below the unipolar limit using a selectively grown base contact process. Proc. 19th international symposium on power semiconductor devices and IC's IEEE, pp. 293–296, 2007
66. S. Sundaresan, C. Li, P.A. Losee, I.B. Bhat, T.P. Chow, 10 kV SiC BJTs static, switching and reliability characteristics. 25th international symposium on power semiconductor devices & IC's IEEE (ISPSD), pp. 303–306, 2013
67. H. Miyake, T. Okuda, H. Niwa, T. Kimoto, J. Suda, 21-kV SiC BJTs with space-modulated junction termination extension. IEEE Electron Dev. Lett **33**(11), 1598–1600 (2012)
68. H. Elahipanah, S. Kargarrazi, A. Salemi, C.M. Zetterling, M. Östling, 500 °C high current 4H-SiC lateral BJTs for high-temperature integrated circuits. IEEE Electron Dev. Lett **38**(10), 1429–1432 (2017)
69. M.W. Hussain, H. Elahipanah, J.E. Zumbro, S. Rodriguez, B.G. Malm, H.A. Mantooth, A. Rusu, A SiC BJT-based negative resistance oscillator for high-temperature applications. IEEE J. Electron Dev. Soc **7** (2019)
70. Silicon Carbide Bipolar Junction Transistor. 22nd European conference on power electronics and applications (EPE'20 ECCE Europe), 2020
71. H. Mitlehner, W. Bartsch, K.O. Dohnke, P. Friedrichs, R. Kaltschmidt, U. Weinert, B. Weis, D. Stephani, Dynamic characteristics of high voltage 4H-SiC vertical JFETs. Presented at the 11th international symposium on power semiconductor devices and ICs, ISPSD'99 proceedings, 1999
72. D. Stephani, P. Friedrichs, Silicon carbide junction field effect transistors. Int. J. High Speed Electron. Syst **16**(3), 825–854 (2006)
73. S.-H. Ryu, S. Krishnaswami, B.A. Hull, B. Heath, F. Husna, J. Richmond, A. Agarwal, J. Palmour, J. Scofield, A comparison of high temperature performance of SiC DMOSFETs and JFETs. Mater. Sci. Forum **556-557**, 775–778 (2007)
74. J.H. Zhao, K. Tone, X. Li, P. Alexandrov, L. Fursin, M. Weiner, 3.6 mΩ cm<sup>2</sup>, 1726V 4H-SiC normally-off trench and implanted vertical JFETs and circuit applications. IEE Proc.-Circuits Dev. Syst. **151**(3), 231–237 (2004)
75. V. Veliadis, Silicon carbide junction field effect transistors (SiC – JFETs), in *Wiley Encyclopedia of Electrical and Electronics Engineering*, (2014), p. 1–37
76. K. Vamvoukakis, D. Stefanakis, A. Stavrinidis, K. Vassilevski, G. Konstantinidis, M. Kayambaki, K. Zekentes, Channel width effect on the operation of 4H-SiC vertical JFETs. Phys. Status Solidi A **214**(4), 1600452 (2017). <https://doi.org/10.1002/pssa.201600452>
77. K. Zekentes, A. Stavrinidis, G. Konstantinidis, M. Kayambaki, K. Vamvoukakis, E. Vassakis, K. Vassilevski, A.B. Horsfall, N.G. Wright, P. Brosselard, S. Niu, M. Lazar, D. Planson, D. Tournier, N. Camara, 4H-SiC VJFETs with self-aligned contacts. Mater. Sci. Forum **821-823**, 793–796 (2015)
78. A. Stavrinidis, G. Konstantinidis, K. Vamvoukakis, K. Zekentes, Salicide-like process for the formation of gate and source contacts in 4H-SiC TSI-VJFET. Mater. Sci. Forum **897**, 407–410 (2017)
79. V. Veliadis, T. McNutt, M. McCoy, H. Hearne, P. Potyraj, C. Scozzie, Large area silicon carbide VJFETs for 1200 V cascode switch operation. Int. J. Power Manag. Electron **2008**, ID. 523721 (2008)
80. V. Veliadis, H. Hearne, T. McNutt, M. Snook, P. Potyraj, C. Scozzie, VJFET based all-SiC normally-off cascode switch for high temperature power handling applications. Mater. Sci. Forum **615-617**, 711–714 (2009)
81. V. Veliadis, B. Steiner, K. Lawson, S.B. Bayne, D. Urciuoli, H.C. Ha, N. El-Hinnawy, S. Gupta, P. Borodulin, R.S. Howell, C. Scozzie, Reliable operation of SiC JFET subjected to over 2.4 million 1200-V/115-A hard switch stressing events at 150 °C. IEEE Electron Dev. Lett. **34**(3), 384–386 (2013)

82. P.G. Neudeck, D.J. Spry, L. Chen, N.F. Prokop, M.J. Krasowski, Demonstration of 4H-SiC digital integrated circuits above 800 °C. *IEEE Electron Dev. Lett* **38**, 1082–1085 (2017). <https://doi.org/10.1109/led.2017.2719280>
83. P.G. Neudeck, D.J. Spry, C. Liang-Yu, G.M. Beheim, R.S. Okojie, C.W. Chang, R.D. Meredith, T.L. Ferrier, L.J. Evans, M.J. Krasowski, N.F. Prokop, Stable electrical operation of 6H-SiC JFETs and ICs for thousands of hours at 500C. *IEEE Electron Dev. Lett* **29**(5), 456–459 (2008)
84. P.G. Neudeck, S.L. Garverick, D.J. Spry, L.-Y. Chen, G.M. Beheim, M.J. Krasowski, M. Mehregany, Extreme temperature 6H-SiC JFET integrated circuit technology. *Phys. Status Solidi (a)* **206**(10), 2329–2345 (2009)
85. <https://unitedsic.com/>
86. J.P. Russell, A.M. Goodman, L.A. Goodman, J.M. Nielson, The COMFET: a new high conductance MOS gated device. *IEEE Electron Dev. Lett.* **EDL-44**(3), 63–65 (1983)
87. B.J. Baliga, M.S. Adler, R.P. Love, P.V. Gray, N. Zommer, The insulated gate transistor : A new three-terminal MOS-controlled bipolar power device. *IEEE Trans. Electron Dev* **ED-31**(6), 821–828 (1984)
88. T. Fujihira, Theory of semiconductor superjunction devices. *Jpn. J.Appl. Phys* **36**(part 1, 10), 6254–6262 (1997)
89. Infineon Technologies, <https://www.infineon.com/cms/en/product/power/mosfet/n-channel/500v-950v>. Accessed 23 Dec 2021.
90. J. Palmour, SiC devices: Powering the next generation of electric vehicles. Presented at WIPDA 2019, Raleigh, NC, Oct 29–Oct 31, 2019
91. A. Agarwal, S. Ryu, J. Palmour, Power MOSFETs in 4H-SiC: Device design and technology, in *Silicon Carbide, Recent Major Advances*, ed. by W. J. Choyke, H. Matsunami, G. Pensl, (Springer-Verlag, 2004), pp. 785–811. ISBN 3-540-40459-9
92. D.J. Lichtenwalner, B. Hull, V. Pala, E. van Brunt, S. Ryu, J.J. Sumakeris, M.J. O’Loughlin, A.A. Burk, S.T. Allen, J.W. Palmour, Performance and Reliability of SiC Power MOSFETs. *MRS Adv.* **1**(02), 81–89 (2016)
93. S. Ryu, S. Krishnaswami, M. Das, B. Hull, J. Richmond, B. Heath, A. Agarwal, J. Palmour, J. Scofield, 10.3 mΩ-cm<sup>2</sup>, 2kV power DMOSFETs in 4H-SiC. Proceedings of the 17th international symposium on power semiconductor devices & IC’s, Santa Barbara, CA, pp. 275–278, 23–26 May, 2005
94. D. Okamoto, H. Yano, K. Hirata, T. Hatayama, T. Fuyuki, Improved inversion channel mobility in 4H-SiC MOSFETs on Si face utilizing phosphorus-doped gate oxide. *IEEE Electron Dev. Lett.* **31**(7), 710–712 (2010)
95. D. Okamoto, M. Sometani, S. Harada, R. Kosugi, Y. Yonezawa, H. Yano, Improved channel mobility in 4H-SiC MOSFETs by Boron passivation. *IEEE Electron Dev. Lett.* **35**(12), 1176–1178 (2014)
96. V. Soler, M. Cabello, J. Montserrat, J. Rebollo, J. Millan, P. Godignon, M. Berthou, E. Bianda, A. Mihaila, 4.5 kV SiC MOSFET with Boron doped gate dielectric. Proceedings of the 28th international symposium on power semiconductor devices and ICs, Prague, Czech Republic, pp. 283–286, 12–16 June, 2016
97. D.J. Lichtenwalner, L. Cheng, S. Dhar, A. Agarwal, J.W. Palmour, High mobility 4H-SiC (0001) transistors using alkali and alkaline earth interface layers. *Appl. Phys. Lett.* **105**, 182107 (2014). <https://doi.org/10.1063/1.4901259>
98. T. Kobayashi, Y. Matsushita, Structure and energetics of carbon defects in SiC(0001)/SiO<sub>2</sub> systems at realistic temperatures: Defects in SiC, SiO<sub>2</sub>, and at their interface. *J. Appl. Phys.* **126**, 145302 (2019)
99. T. Kimoto, M. Kaneko, T. Tachiki, K. Ito, R. Ishikawa, X. Chi, D. Stefanakis, H. Tanaka, Physics and innovative technologies in SiC power devices. 2021 IEDM technical digest, pp. 36.1.1–36.1.4, San Francisco, CA, Dec 11–Dec 15, 2021
100. T. Kobayashi, T. Okuda, K. Tachiki, K. Ito, Y. Matsushita, T. Kimoto, Design and formation of SiC (0001)/SiO<sub>2</sub> interfaces via Si deposition followed by low-temperature oxidation and high temperature nitridation. *Appl. Phys. Exp* **13**, 091003 (2020)

101. K. Tachiki, M. Kaneko, T. Kimoto, Mobility improvement of 4H-SiC (0001) MOSFETs by a three-step process of H<sub>2</sub> etching, SiO<sub>2</sub> deposition, and interface nitridation. *Appl. Phys. Exp* **14**, 031001 (2021)
102. M. Wang, M. Yang, W. Liu, S. Yang, C. Han, L. Geng, Y. Hao, Toward High Performance 4H-SiC MOSFETs Using Low Temperature Annealing Process with Supercritical Fluid. 2021 IEDM technical digest, pp. 36.2.1 – 36.2.4, San Francisco, CA, Dec 11–Dec 15, 2021
103. D. Heer, D. Domes, D. Peters, Switching performance of a 1200 V SiC-Trench-MOSFET in a low-power module. *Proceedings of PCIM, Nuremberg*, pp. 1–7, 10–12 May, 2016
104. J.W. Palmour, J.A. Edmond, H.S. Kong, C.H. Carter Jr., 6H-silicon carbide devices and applications. *Physica B* **185**, 461–465 (1993)
105. J.W. Palmour, S.T. Allen, R. Singh, L.A. Lipkin, D.G. Waltz, 4H-silicon carbide power switching devices, in *Silicon Carbide and Related Materials 1995, Institute of Phys. Conf. Series No. 142*, ed. by S. Nakashima, H. Matsunami, S. Yoshida, H. Harima, (Inst. Of Phys. Publ, Bristol, 1996), pp. 813–816
106. H. Yano, H. Nakao, T. Hatayama, Y. Uraoka, T. Fuyuki, Increased channel mobility in 4H-SiC UMOFETs using on-axis substrates. *Mater. Sci. Forum* **556-557**, 807–811 (2007)
107. J. Tan, J.A. Cooper Jr., M.R. Melloch, High-voltage accumulation-layer UMOFET's in 4H-SiC. *IEEE Electron Dev. Lett.* **19**(12), 487–489 (1998)
108. H. Takaya, T. Misumi, H. Fujiwara, T. Ito, 4H-SiC Trench MOSFET with low on-resistance at high temperature. *Proceedings of ISPSD 2020, Vienna, Austria*, pp. 118–121, Sept 13–18, 2020
109. S. Kyogoku, K. Tanaka, K. Ariyoshi, R. Iijima, Y. Kobayashi, S. Harada, Role of trench bottom shielding region on switching characteristics of 4H-SiC double-trench MOSFETs. *Mater. Sci. Forum* **924**, 748–751 (2018)
110. T. Nakamura, Y. Nakano, M. Aketa, R. Nakamura, S. Mitani, H. Sakairi, Y. Yokotshuji, High performance SiC trench devices with ultra-low Ron. *IEEE IEDM Tech. Dig.*, Washington DC, USA, pp. 26.5.1–26.5.3, 5–7 Dec 2011
111. D. Peters, R. Siemienienc, T. Aichinger, T. Basler, R. Esteve, W. Bergner, D. Kueck, Performance and ruggedness of 1200V SiC – Trench – MOSFET. *Proceedings of the 29th international symposium on power semiconductor devices & ICs, Sapporo, Japan*, pp. 239–242, 28 May–1 June 2017
112. G. Rescher, G. Pobegen, T. Aichinger, T. Grasser, Preconditioned BTI on 4H-SiC: Proposal for a nearly delay time-independent measurement technique. *IEEE Trans. Electron Dev* **65**(4), 1419–1426 (2018)
113. R. Kosugi, Y. Sakuma, K. Kojima, S. Itoh, A. Nagaka, T. Yatsuo, T. Tanake, H. Okumura, First experimental demonstration of SiC superjunction (SJ) structure by multi-epitaxial growth method. *International symposium on power semiconductor devices and ICs, Waikoloa, USA*, pp. 346–349, 15–19 June, 2014
114. S. Harada, Y. Kobayashi, S. Kyogoku, T. Morimoto, T. Tanaka, M. Takei, H. Okumura, First demonstration of dynamic characteristics for SiC superjunction MOSFET realized using multi-epitaxial growth method. *Proceedings of IEDM 2018, San Francisco, CA, USA*, pp. 8.2.1–8.2.4, 3–5 Dec 2018
115. Y. Kobayashi, S. Kyogoku, T. Morimoto, T. Kumazawa, Y. Yamashiro, M. Takei, S. Harada, High-temperature performance of 1.2 kV-class SiC super junction MOSFET. *Proceedings of the 31st international symposium on power semiconductor devices & ICs, Shanghai, China*, pp. 31–34, 19–23 May 2019
116. [https://www.aist.go.jp/aist\\_e/list/latest\\_research/2020/20200108/en20200108.html](https://www.aist.go.jp/aist_e/list/latest_research/2020/20200108/en20200108.html)
117. <https://www.fujielectric.com/company/tech/pdf/66-04/FER66-04-237-2020.pdf>
118. R. Kosugi, S. Ji, K. Mochizuki, K. Adachi, S. Segawa, Y. Kawada, Y. Yonezawa, H. Okumura, Breaking the theoretical limit of 6.5 kV-class 4H-SiC Super-Junction (SJ) MOSFETs by trench-filling epitaxial growth. *Proceedings of the 31st international symposium on power semiconductor devices & ICs, Shanghai, China*, pp. 39–42, 19–23 May 2019
119. S.H. Ryu, L. Cheng, S. Dhar, C. Capell, C. Jonas, J. Clayton, M. Donofrio, M.J. O'Loughlin, A.A. Burk, A.K. Agarwal, J.W. Palmour, Development of 15 kV 4H-SiC IGBTs. *Mater. Sci. Forum* **717-720**, 1135–1138 (2012)

120. V. Pala, E.V. Brunt, L. Cheng, M. O'Loughlin, J. Richmond, A. Burk, S.T. Allen, D. Grider, J.W. Palmour, 10 kV and 15 kV silicon carbide power MOSFETs for next-generation energy conversion and transmission systems. Proc. ECCE 2014 (Pittsburgh, PA, Sept 14–18), pp. 449–454, 2014
121. S. Ryu, C. Capell, E. Van Brunt, C. Jonas, M. O'Loughlin, J. Clayton, K. Lam, V. Pala, B. Hull, Y. Lemma, Ultra high voltage MOS controlled 4H-SiC power switching devices. *Semicond. Sci. Tech.* **30**, 084001 (2015)
122. S. Ryu, C. Capell, C. Jonas, M.J. O'Loughlin, J. Clayton, E. van Brunt, K. Lam, J. Richmond, A. Kadavelugu, S. Bhattacharya, A.A. Burk, A. Agarwal, D. Grider, S.T. Allen, J.W. Palmour, 20 kV 4H-SiC n-IGBTs. *Mater. Sci. Forum* **778-780**, 1030–1033 (2014)
123. E. van Brunt, L. Cheng, M.J. O'Loughlin, J. Richmond, V. Pala, J.W. Palmour, C.W. Tipton, C. Scozzie, 27 kV, 20A 4H-SiC n-IGBTs. *Mater. Sci. Forum* **821-823**, 847–850 (2015)
124. A. Koyama, Y. Kiuchi, T. Mizushima, K. Takenaka, S. Matsunaga, M. Sometani, K. Nakayama, H. Ishimori, A. Kimoto, M. Takei, T. Kato, Y. Yonezawa, H. Okumura, 20 kV-class ultra-high voltage 4H-SiC n-IE-IGBTs. *Mater. Sci. Forum* **1004**, 899–904 (2020)
125. N. Iwamuro, T. Laska, IGBT history, state-of -the-art, and future prospects. *IEEE Trans. Electron Dev* **64**(3), 741–752 (2017)
126. M. Kitagawa, I. Omura, S. Hasegawa, T. Inoue, A. Nakagawa, A 4500V Injection enhanced insulated gate bipolar transistor (IEGT) operating in a mode similar to a thyristor, in *IEEE IEDM Technical Digest*, (1993), pp. 679–682
127. K. Eikyu, A. Sakai, H. Matsuura, Y. Nakazawa, Y. Akiyama, Y. Yamaguchi, M. Inuishi, On the scaling limit of the Si-IGBTs with very narrow mesa structures. *Proceedings of ISPSD 2015*, pp. 211 – 214, 2015
128. H. Takahashi, H. Haruguchi, H. Hagino, T. Yamada, Carrier stored trench gate bipolar transistor (CSTBT) – A novel power device for high voltage application. *Proceedings of ISPSD 1996*, pp. 349 – 352, 1996
129. S. Ryu, C. Capell, C. Jonas, M. O'Loughlin, J. Clayton, K. Lam, E. Van Brunt, Y. Lemma, J. Richmond, D. Grider, S. Allen, J.W. Palmour, An analysis of forward conduction characteristics of ultra high voltage 4H-SiC n-IGBTs, in *Materials Science Forum*, 858, (Trans Tech Publications, 2016), pp. 945–948
130. A. M. Research, “GaN power device market is expected to reach \$1.24 Billion by 2027, at 35.4% CAGR,” *GlobeNewswire News Room*, May 11, 2020. <http://www.globenewswire.com/news-release/2020/05/11/2031230/0/en/GaN-Power-Device-Market-Is-Expected-to-Reach-1-24-Billion-by-2027-at-35-4-CAGR.html>. Accessed 15 Feb 2021.
131. Y. Zhang, A. Dadgar, T. Palacios, Gallium nitride vertical power devices on foreign substrates: a review and outlook. *J. Phys D Appl. Phys* **51**(27), 273001 (2018). <https://doi.org/10.1088/1361-6463/aac8aa>
132. O. Ambacher, J. Smart, J.R. Shealy, N.G. Weimann, K. Chu, M. Murphy, W.J. Schaff, L.F. Eastman, R. Dimitrov, L. Wittmer, Two-dimensional electron gases induced by spontaneous and piezoelectric polarization charges in N-and Ga-face AlGaIn/GaN heterostructures. *J. Appl. Phys* **85**(6), 3222–3233 (1999)
133. J.P. Ibbetson, P.T. Fini, K.D. Ness, S.P. DenBaars, J.S. Speck, U.K. Mishra, Polarization effects, surface states, and the source of electrons in AlGaIn/GaN heterostructure field effect transistors. *Appl. Phys. Lett* **77**(2), 250–252 (2000). <https://doi.org/10.1063/1.126940>
134. K. Shinohara, D.C. Regan, T. Yan, A.L. Corrion, D.F. Brown, J.C. Wong, J.F. Robinson, H.H. Fung, A. Schmitz, T.C. Oh, S.J. Kim, P.S. Chen, R.G. Nagele, A.D. Margomenos, M. Micovic, Scaling of GaN HEMTs and Schottky diodes for submillimeter-wave MMIC applications. *IEEE Trans. Electron Dev* **60**(10), 2982–2996 (2013). <https://doi.org/10.1109/TED.2013.2268160>
135. G.C. Barisich, S. Pavlidis, C.A.D. Morcillo, O.L. Chlieh, J. Papapolymerou, E. Gebara, An X-band GaN HEMT hybrid power amplifier with low-loss Wilkinson division on AlN substrate. Presented at the IEEE international conference on microwaves, communications, antennas and electronics systems (COMCAS), Tel Aviv, Israel, Oct 2013. <https://doi.org/10.1109/COMCAS.2013.6685285>

136. K. Hoo Teo, Y. Zhang, N. Chowdhury, S. Rakheja, R. Ma, Q. Xie, E. Yagyu, K. Yamanaka, K. Li, T. Palacios, Emerging GaN technologies for power, RF, digital, and quantum computing applications: Recent advances and prospects. *J. Appl. Phys* **130**(16), 160902 (2021). <https://doi.org/10.1063/5.0061555>
137. Y. Uemoto, M. Hikita, H. Ueno, H. Matsuo, H. Ishida, M. Yanagihara, T. Ueda, T. Tanaka, D. Ueda, Gate injection transistor (GIT)—A normally-off AlGaIn/GaN power transistor using conductivity modulation. *IEEE Trans. Electron Dev* **54**(12), 3393–3399 (2007). <https://doi.org/10.1109/TED.2007.908601>
138. Q. Song, R. Zhang, J.P. Kozak, J. Liu, Q. Li, Y. Zhang, Robustness of cascode GaN HEMTs in unclamped inductive switching. *IEEE Trans. Power Electron* **37**(4), 4148–4160 (2022). <https://doi.org/10.1109/TPEL.2021.3122740>
139. Q. Song, J.P. Kozak, M. Xiao, Y. Ma, B. Wang, R. Zhang, R. Volkov, K. Smith, T. Baksht, Y. Zhang, Evaluation of 650V, 100A direct-drive GaN power switch for electric vehicle power-train applications, in *2021 IEEE 8th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, (Nov 2021), pp. 28–33. <https://doi.org/10.1109/WiPDA49284.2021.9645143>
140. Y. Zhang, A. Zubair, Z. Liu, M. Xiao, J.A. Perozek, Y. Ma, T. Palacios, GaN FinFETs and trigate devices for power and RF applications: review and perspective. *Semicond. Sci. Technol* **36**(5), 054001 (2021). <https://doi.org/10.1088/1361-6641/abde17>
141. B. Lu, E. Matioli, T. Palacios, Tri-gate normally-off GaN power MISFET. *IEEE Electron Dev. Lett* **33**(3), 360–362 (2012). <https://doi.org/10.1109/LED.2011.2179971>
142. Y. Ma, M. Xiao, Z. Du, X. Yan, K. Cheng, M. Clavel, M.K. Hudait, I. Kravchenko, H. Wang, Y. Zhang, Tri-gate GaN junction HEMT. *Appl. Phys. Lett* **117**(14), 143506 (2020). <https://doi.org/10.1063/5.0025351>
143. M. Xiao, Y. Ma, K. Cheng, K. Liu, A. Xie, E. Beam, Y. Cao, Y. Zhang, 3.3 kV multi-channel AlGaIn/GaN Schottky barrier diodes with P-GaN termination. *IEEE Electron Dev. Lett* **41**(8), 1177–1180 (2020). <https://doi.org/10.1109/LED.2020.3005934>
144. J. Ma, G. Kampitsis, P. Xiang, K. Cheng, E. Matioli, Multi-channel tri-gate GaN power Schottky diodes with low ON-resistance. *IEEE Electron Dev. Lett* **40**(2), 275–278 (2019). <https://doi.org/10.1109/LED.2018.2887199>
145. M. Xiao, Y. Ma, Z. Du, X. Yan, R. Zhang, K. Cheng, K. Liu, A. Xie, E. Beam, Y. Cao, H. Wang, Y. Zhang, 5 kV multi-channel AlGaIn/GaN power Schottky barrier diodes with junction-Fin-anode, in *2020 IEEE International Electron Devices Meeting (IEDM)*, (Dec 2020), pp. 5.4.1–5.4.4. <https://doi.org/10.1109/IEDM13553.2020.9372025>
146. M. Xiao, Y. Ma, K. Liu, K. Cheng, Y. Zhang, 10 kV, 39 mΩ·cm<sup>2</sup> multi-channel AlGaIn/GaN Schottky barrier diodes. *IEEE Electron Dev. Lett* **42**(6), 808–811 (2021). <https://doi.org/10.1109/LED.2021.3076802>
147. M. Xiao, Y. Ma, V. Pathirana, K. Cheng, A. Xie, E. Beam, Y. Cao, F. Udrea, H. Wang, Y. Zhang, Multi-channel monolithic-Cascode HEMT (MC2-HEMT): A new GaN power switch up to 10 kV, in *2021 IEEE International Electron Devices Meeting (IEDM)*, pp. 5.5.1–5.5.4
148. C. Sukwon, E.R. Heller, D. Dorsey, R. Vetry, S. Graham, The impact of bias conditions on self-heating in AlGaIn/GaN HEMTs. *IEEE Trans. Electron Dev* **60**(1), 159–162 (2013). <https://doi.org/10.1109/TED.2012.2224115>
149. S. Pavlidis, A.C. Ulusoy, W.T. Khan, O.L. Chlieh, E. Gebara, J. Papapolymerou, A feasibility study of flip-chip packaged gallium nitride HEMTs on organic substrates for wideband RF amplifier applications, in *IEEE Electronic Components and Technology Conference (ECTC)*, (May 2014), pp. 2293–2298. <https://doi.org/10.1109/ECTC.2014.6897625>
150. Wide Bandgap Power Semiconductors | JEDEC. <https://www.jedec.org/category/technology-focus-area/wide-bandgap-power-semiconductors-gan-sic>. Accessed 6 Jan 2022.
151. “TP65H015G5WS,” Transphorm. <https://www.transphormusa.com/en/product/tp65h015g5ws/>. Accessed 6 Jan 2022.
152. S. Pavlidis, A.C. Ulusoy, J. Papapolymerou, A 5.4W X-band Gallium Nitride (GaN) power amplifier in an encapsulated organic package, in *European Microwave Conference (EuMC)*, (2015), pp. 789–792. <https://doi.org/10.1109/EuMC.2015.7345882>

153. R. Reiner, B. Weiss, D. Meder, P. Waltereit, T. Gerrer, R. Quay, C. Vockenberger, O. Ambacher, PCB-embedding for GaN-on-Si power devices and ICs, in *CIPS 2018; 10th International Conference on Integrated Power Electronics Systems*, (Mar 2018), pp. 1–6
154. GaN Systems, GN002: thermal design for packaged GaNPX<sup>®</sup> Devices, Application Note, Aug 2020.
155. S. Pavlidis, G. Alexopoulos, A.Ç. Ulusoy, M.K. Cho, J. Papapolymerou, Encapsulated organic package technology for wideband integration of heterogeneous MMICs. *IEEE Trans. Microw. Theory Techniq* **65**(2), 438–448 (2017). <https://doi.org/10.1109/TMTT.2016.2630067>
156. J.A. del Alamo, E.S. Lee, Stability and reliability of lateral GaN power field-effect transistors. *IEEE Trans. Electron Dev* **66**(11), 4578–4590 (2019). <https://doi.org/10.1109/TED.2019.2931718>
157. G. Zulauf, M. Guacci, J.W. Kolar, Dynamic on-resistance in GaN-on-Si HEMTs: Origins, dependencies, and future characterization frameworks. *IEEE Trans. Power Electron* **35**(6), 5581–5588 (2020). <https://doi.org/10.1109/TPEL.2019.2955656>
158. R. Zhang, J.P. Kozak, M. Xiao, J. Liu, Y. Zhang, Surge-energy and overvoltage ruggedness of P-gate GaN HEMTs. *IEEE Trans. Power Electron* **35**(12), 13409–13419 (2020). <https://doi.org/10.1109/TPEL.2020.2993982>
159. R. Zhang, J.P. Kozak, Q. Song, M. Xiao, J. Liu, Y. Zhang, Dynamic breakdown voltage of GaN Power HEMTs, in *2020 IEEE International Electron Devices Meeting (IEDM)*, (Dec 2020), pp. 23.3.1–23.3.4. <https://doi.org/10.1109/IEDM13553.2020.9371904>
160. J.P. Kozak, R. Zhang, Q. Song, J. Liu, W. Saito, Y. Zhang, True breakdown voltage and overvoltage margin of GaN power HEMTs in hard switching. *IEEE Electron Dev. Lett* **42**(4), 505–508 (2021). <https://doi.org/10.1109/LED.2021.3063360>
161. R. Zhang, J. Liu, Q. Li, S. Pidaparathi, A. Edwards, C. Drowley, Y. Zhang, Breakthrough short circuit robustness demonstrated in vertical GaN Fin JFET. *IEEE Trans. Power Electron*, 1–1 (2021). <https://doi.org/10.1109/TPEL.2021.3138451>
162. H. Li, X. Li, X. Wang, X. Lyu, H. Cai, Y.M. Alsmadi, L. Liu, S. Bala, J. Wang, Robustness of 650-V enhancement-mode GaN HEMTs under various short-circuit conditions. *IEEE Trans. Indus. Appl* **55**(2), 1807–1816 (2019). <https://doi.org/10.1109/TIA.2018.2879289>
163. J. Liu, M. Xiao, R. Zhang, S. Pidaparathi, C. Drowley, L. Baubutr, A. Edwards, H. Cui, C. Coles, Y. Zhang, Trap-mediated Avalanche in large-area 1.2 kV vertical GaN p-n diodes. *IEEE Electron Dev. Lett* **41**(9), 1328–1331 (2020). <https://doi.org/10.1109/LED.2020.3010784>
164. J. Liu, R. Zhang, M. Xiao, S. Pidaparathi, H. Cui, A. Edwards, L. Baubutr, C. Drowley, Y. Zhang, Surge current and Avalanche ruggedness of 1.2-kV vertical GaN p-n diodes. *IEEE Trans. Power Electron* **36**(10), 10959–10964 (2021). <https://doi.org/10.1109/TPEL.2021.3067019>
165. J. Liu, M. Xiao, Y. Zhang, S. Pidaparathi, H. Cui, A. Edwards, L. Baubutr, W. Meier, C. Coles, C. Drowley, 1.2 kV vertical GaN Fin JFETs with robust Avalanche and fast switching capabilities, in *2020 IEEE International Electron Devices Meeting (IEDM)*, (Dec 2020), pp. 23.2.1–23.2.4. <https://doi.org/10.1109/IEDM13553.2020.9372048>
166. J. Liu, M. Xiao, R. Zhang, S. Pidaparathi, H. Cui, A. Edwards, M. Craven, L. Baubutr, C. Drowley, Y. Zhang, 1.2-kV vertical GaN Fin-JFETs: High-temperature characteristics and Avalanche capability. *IEEE Trans. Electron Dev* **68**(4), 2025–2032 (2021). <https://doi.org/10.1109/TED.2021.3059192>
167. J. Liu, R. Zhang, M. Xiao, S. Pidaparathi, H. Cui, A. Edwards, C. Drowley, Y. Zhang, Tuning Avalanche path in vertical GaN JFETs by gate driver design. *IEEE Trans. Power Electron*, 1–1 (2021). <https://doi.org/10.1109/TPEL.2021.3132906>
168. M. Giandalia, J. Zhang, T. Ribarich, 650 V AllGaN<sup>™</sup> power IC for power supply applications, in *2016 IEEE 4th Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, (Nov 2016), pp. 220–222. <https://doi.org/10.1109/WiPDA.2016.7799941>
169. R. Chu, Y. Cao, M. Chen, R. Li, D. Zehnder, An experimental demonstration of GaN CMOS technology. *IEEE Electron Dev. Lett* **37**(3), 269–271 (2016). <https://doi.org/10.1109/LED.2016.2515103>

170. N. Chowdhury, J. Lemettinen, Q. Xie, Y. Zhang, N.S. Rajput, P. Xiang, K. Cheng, S. Suihkonen, H.W. Then, T. Palacios, p-channel GaN transistor based on p-GaN/AlGaIn/GaN on Si. *IEEE Electron Dev Lett* **40**(7), 1036–1039 (2019). <https://doi.org/10.1109/LED.2019.2916253>
171. N. Chowdhury, Q. Xie, M. Yuan, K. Cheng, H.W. Then, T. Palacios, Regrowth-free GaN-based complementary logic on a Si substrate. *IEEE Electron Dev. Lett* **41**(6), 820–823 (2020). <https://doi.org/10.1109/LED.2020.2987003>
172. H.W. Then, S. Dasgupta, M. Radosavljevic, P. Agababov, I. Ban, R. Bristol, M. Chandhok, S. Chouksey, B. Holybee, C.Y. Huang, B. Krist, K. Jun, K. Lin, N. Nidhi, T. Michaelos, B. Mueller, R. Paul, J. Peck, W. Rachmady, D. Staines, T. Talukdar, N. Thomas, T. Tronic, P. Fischer, W. Hafez, 3D heterogeneous integration of high performance high-K metal gate GaN NMOS and Si PMOS transistors on 300mm high-resistivity Si substrate for energy-efficient and compact power delivery, RF (5G and beyond) and SoC applications, in *2019 IEEE International Electron Devices Meeting (IEDM)*, (Dec 2019), pp. 17.3.1–17.3.4. <https://doi.org/10.1109/IEDM19573.2019.8993583>
173. H.W. Then, M. Radosavljevic, P. Agababov, I. Ban, R. Bristol, M. Chandhok, S. Chouksey, B. Holybee, C.Y. Huang, B. Krist, K. Jun, P. Koirala, K. Lin, T. Michaelos, R. Paul, J. Peck, W. Rachmady, D. Staines, T. Talukdar, N. Thomas, T. Tronic, P. Fischer, W. Hafez, GaN and Si transistors on 300mm Si(111) enabled by 3D monolithic heterogeneous integration, in *2020 IEEE Symposium on VLSI Technology*, (Jun 2020), pp. 1–2. <https://doi.org/10.1109/VLSITechnology18217.2020.9265093>
174. Y. Zhang, M. Sun, Z. Liu, D. Piedra, H.S. Lee, F. Gao, T. Fujishima, T. Palacios, Electrothermal simulation and thermal performance study of GaN vertical and lateral power transistors. *IEEE Trans. Electron Dev* **60**(7), 2224–2230 (2013). <https://doi.org/10.1109/TED.2013.2261072>
175. Y. Zhang, T. Palacios, (Ultra)Wide-bandgap vertical power FinFETs. *IEEE Trans. Electron Dev* **67**(10), 3960–3971 (2020). <https://doi.org/10.1109/TED.2020.3002880>
176. M. Xiao, T. Palacios, Y. Zhang, ON-resistance in vertical power FinFETs. *IEEE Trans. Electron Dev* **66**(9), 3903–3909 (2019). <https://doi.org/10.1109/TED.2019.2928825>
177. Y. Zhang, M. Sun, D. Piedra, J. Hu, Z. Liu, Y. Lin, X. Gao, K. Shepard, T. Palacios, 1200 V GaN vertical fin power field-effect transistors, in *2017 IEEE International Electron Devices Meeting (IEDM)*, (Dec 2017), pp. 9.2.1–9.2.4. <https://doi.org/10.1109/IEDM.2017.8268357>
178. Y. Zhang, M. Sun, J. Perozek, Z. Liu, A. Zubair, D. Piedra, N. Chowdhury, X. Gao, K. Shepard, T. Palacios, Large-area 1.2-kV GaN vertical power FinFETs with a record switching of merit. *IEEE Electron Dev. Lett* **40**(1), 75–78 (2019). <https://doi.org/10.1109/LED.2018.2880306>
179. I. Ben-Yaacov, Y.-K. Seck, U.K. Mishra, S.P. DenBaars, AlGaIn/GaN current aperture vertical electron transistors with regrown channels. *J. Appl. Phys* **95**(4), 2073–2078 (2004). <https://doi.org/10.1063/1.1641520>
180. D. Ji, A. Agarwal, W. Li, S. Keller, S. Chowdhury, Demonstration of GaN current aperture vertical electron transistors with aperture region formed by ion implantation. *IEEE Trans. Electron Dev* **65**(2), 483–487 (2018). <https://doi.org/10.1109/TED.2017.2786141>
181. D. Ji, A. Agarwal, H. Li, W. Li, S. Keller, S. Chowdhury, 880 V/2.7 m $\Omega$ -cm<sup>2</sup> MIS gate trench CAVET on bulk GaN substrates. *IEEE Electron Dev. Lett* **39**(6), 863–865 (2018). <https://doi.org/10.1109/LED.2018.2828844>
182. D. Shibata, R. Kajitani, M. Ogawa, K. Tanaka, S. Tamura, T. Hatsuda, M. Ishida, T. Ueda, 1.7 kV/1.0 m $\Omega$ cm<sup>2</sup> normally-off vertical GaN transistor on GaN substrate with regrown p-GaN/AlGaIn/GaN semipolar gate structure, in *IEDM Tech. Dig.*, (Dec 2016), pp. 10.1.1–10.1.4. <https://doi.org/10.1109/IEDM.2016.7838385>
183. T. Oka, T. Ina, Y. Ueno, J. Nishii, Over 10A operation with switching characteristics of 1.2 kV-class vertical GaN trench MOSFETs on a bulk GaN substrate, 459–462 (2016). <https://doi.org/10.1109/ISPSD.2016.7520877>
184. R. Li, Y. Cao, M. Chen, R. Chu, 600 V/1.7  $\Omega$  normally-off GaN vertical trench metal–oxide–semiconductor field-effect transistor. *IEEE Electron Dev. Lett* **37**(11), 1466–1469 (2016). <https://doi.org/10.1109/LED.2016.2614515>

185. C. Gupta, C. Lund, S.H. Chan, A. Agarwal, J. Liu, Y. Enatsu, S. Keller, U.K. Mishra, In situ oxide, GaN interlayer-based vertical trench MOSFET (OG-FET) on bulk GaN substrates. *IEEE Electron Dev. Lett* **38**(3), 353–355 (2017). <https://doi.org/10.1109/LED.2017.2649599>
186. R. Tanaka, S. Takashima, K. Ueno, H. Matsuyama, M. Edo, K. Nakagawa, Mg implantation dose dependence of MOS channel characteristics in GaN double-implanted MOSFETs. *Appl. Phys. Exp* **12**(5), 054001 (2019). <https://doi.org/10.7567/1882-0786/ab0c2c>
187. H. Ohta, K. Hayashi, F. Horikiri, M. Yoshino, T. Nakamura, T. Mishima, 5.0 kV breakdown-voltage vertical GaN p–n junction diodes. *Japanese J. Appl. Phys* **57**(4S), 04FG09 (2018). <https://doi.org/10.7567/JJAP.57.04FG09>
188. K. Nomoto, Z. Hu, B. Song, M. Zhu, M. Qi, R. Yan, V. Protasenko, E. Imhoff, J. Kuo, N. Kaneda, T. Mishima, T. Nakamura, D. Jena, H.G. Xing, GaN-on-GaN p-n power diodes with 3.48 kV and 0.95 m<sup>2</sup>-cm<sup>2</sup>: A record high figure-of-merit of 12.8 GW/cm<sup>2</sup>, in *2015 IEEE International Electron Devices Meeting (IEDM)*, (Dec 2015), pp. 9.7.1–9.7.4. <https://doi.org/10.1109/IEDM.2015.7409665>
189. Y. Zhang, M. Sun, Z. Liu, D. Piedra, M. Pan, X. Gao, Y. Lin, A. Zubair, L. Yu, T. Palacios, Novel GaN trench MIS barrier Schottky rectifiers with implanted field rings, in *2016 IEEE International Electron Devices Meeting (IEDM)*, (Dec 2016), pp. 10.2.1–10.2.4. <https://doi.org/10.1109/IEDM.2016.7838386>
190. Y. Zhang, Z. Liu, M.J. Tadjer, M. Sun, D. Piedra, C. Hatem, T.J. Anderson, L.E. Luna, A. Nath, A.D. Koehler, H. Okumura, J. Hu, X. Zhang, X. Gao, B.N. Feigelson, K.D. Hobart, T. Palacios, Vertical GaN junction barrier Schottky rectifiers by selective ion implantation. *IEEE Electron Dev. Lett* **38**(8), 1097–1100 (2017). <https://doi.org/10.1109/LED.2017.2720689>
191. T. Hayashida, T. Nanjo, A. Furukawa, M. Yamamuka, Vertical GaN merged PiN Schottky diode with a breakdown voltage of 2 kV. *Appl. Phys. Exp* **10**(6), 061003 (2017). <https://doi.org/10.7567/APEX.10.061003>
192. K. Hasegawa, G. Nishio, K. Yasunishi, N. Tanaka, N. Murakami, T. Oka, Vertical GaN trench MOS barrier Schottky rectifier maintaining low leakage current at 200 °C with blocking voltage of 750 V. *Appl. Phys. Exp* **10**(12), 121002 (2017). <https://doi.org/10.7567/APEX.10.121002>
193. Y. Zhang, M. Sun, D. Piedra, M. Azize, X. Zhang, T. Fujishima, T. Palacios, GaN-on-Si vertical Schottky and p-n diodes. *IEEE Electron Dev. Lett* **35**(6), 618–620 (2014). <https://doi.org/10.1109/LED.2014.2314637>
194. Y. Zhang, D. Piedra, M. Sun, J. Hennig, A. Dadgar, L. Yu, T. Palacios, High-performance 500 V quasi- and fully-vertical GaN-on-Si pn diodes. *IEEE Electron Dev. Lett* **38**(2), 248–251 (2017). <https://doi.org/10.1109/LED.2016.2646669>
195. S. Mase, T. Hamada, J.J. Freedman, T. Egawa, Effect of drift layer on the breakdown voltage of fully-vertical GaN-on-Si p-n diodes. *IEEE Electron Dev. Lett* **38**(12), 1720–1723 (2017). <https://doi.org/10.1109/LED.2017.2765340>
196. Y. Zhang, M. Yuan, N. Chowdhury, K. Cheng, T. Palacios, 720-V/0.35-m<sup>2</sup>•cm<sup>2</sup> fully vertical GaN-on-Si power diodes by selective removal of Si substrates and buffer layers. *IEEE Electron Dev. Lett* **39**(5), 715–718 (2018). <https://doi.org/10.1109/LED.2018.2819642>
197. R.A. Khadar, C. Liu, R. Soleimanzadeh, E. Matioli, Fully vertical GaN-on-Si power MOSFETs. *IEEE Electron Dev. Lett* **40**(3), 443–446 (2019). <https://doi.org/10.1109/LED.2019.2894177>
198. R. Xu, P. Chen, M. Liu, J. Zhou, Y. Yang, Y. Li, C. Ge, H. Peng, B. Liu, D. Chen, Z. Xie, R. Zhang, Y. Zheng, 1.4-kV quasi-vertical GaN Schottky barrier diode with reverse p-n junction termination. *IEEE J. Electron Dev. Soc* **8**, 316–320 (2020). <https://doi.org/10.1109/JEDS.2020.2980759>
199. Y. Zhang, H.Y. Wong, M. Sun, S. Joglekar, L. Yu, N.A. Braga, R.V. Mickevicius, T. Palacios, Design space and origin of off-state leakage in GaN vertical power diodes, in *2015 IEEE International Electron Devices Meeting (IEDM)*, (Dec 2015), p. 35.1.1–35.1.4. <https://doi.org/10.1109/IEDM.2015.7409830>
200. F. Udrea, G. Deboy, T. Fujihira, Superjunction power devices, history, development, and future prospects. *IEEE Trans. Electron Dev* **64**(3), 720–734 (2017). <https://doi.org/10.1109/TED.2017.2658344>



201. H. Ishida, D. Shibata, M. Yanagihara, Y. Uemoto, H. Matsuo, T. Ueda, T. Tanaka, D. Ueda, Unlimited high breakdown voltage by natural super junction of polarized semiconductor. *IEEE Electron Dev. Lett* **29**(10), 1087–1089 (2008). <https://doi.org/10.1109/LED.2008.2002753>
202. M. Xiao, Z. Du, J. Xie, E. Beam, X. Yan, K. Cheng, H. Wang, Y. Cao, Y. Zhang, Lateral p-GaN/2DEG junction diodes by selective-area p-GaN trench-filling-regrowth in AlGaN/GaN. *Appl. Phys. Lett* **116**(5), 053503 (2020). <https://doi.org/10.1063/1.5139906>
203. M. Xiao, R. Zhang, D. Dong, H. Wang, Y. Zhang, Design and simulation of GaN superjunction transistors with 2-DEG channels and fin channels. *IEEE J. Emerg. Select. Topics Power Electron* **7**(3), 1475–1484 (2019). <https://doi.org/10.1109/JESTPE.2019.2912978>
204. D. Khachariya, D. Szymanski, P. Reddy, E. Kohn, Z. Sitar, R. Collazo, S. Pavlidis, (Invited) A path toward vertical GaN superjunction devices. *ECS Trans* **98**(6), 69 (2020). <https://doi.org/10.1149/09806.0069ecst>
205. D. Szymanski, D. Khachariya, T.B. Eldred, P. Bagheri, S. Washiyama, A. Chang, S. Pavlidis, R. Kirste, P. Reddy, E. Kohn, L. Lauhon, R. Collazo, Z. Sitar, GaN lateral polar junction arrays with 3D control of doping by supersaturation modulated growth: A path toward III-nitride superjunctions. *J. Appl. Phys* **131**(1), 015703 (2022). <https://doi.org/10.1063/5.0076044>
206. B.J. Baliga, *Fundamentals of Power Semiconductor Devices*, 2nd edn. (Springer International Publishing AG, Boston, 2019)
207. K. Fu, H. Fu, X. Deng, P.-Y. Su, H. Liu, K. Hatch, C.-Y. Cheng, D. Messina, R.V. Meidanshahi, P. Peri, C. Yang, T.-H. Yang, J. Montes, J. Zhou, X. Qi, S.M. Goodnick, F.A. Ponce, D.J. Smith, R. Nemanich, Y. Zhao, The impact of interfacial Si contamination on GaN-on-GaN regrowth for high power vertical devices. *Appl. Phys. Lett* **118**(22), 222104 (2021). <https://doi.org/10.1063/5.0049473>
208. S. Kotzea, A. Debal, M. Heuken, H. Kalisch, A. Vescan, Demonstration of a GaN-based vertical-channel JFET fabricated by selective-area regrowth. *IEEE Trans. Electron Dev* **65**(12), 5329–5336 (2018). <https://doi.org/10.1109/LED.2018.2875534>
209. C. Yang, H. Fu, V.N. Kumar, K. Fu, H. Liu, X. Huang, T.-H. Yang, H. Chen, J. Zhou, X. Deng, J. Montes, F.A. Ponce, D. Vasileska, Y. Zhao, GaN vertical-channel junction field-effect transistors with regrown p-GaN by MOCVD. *IEEE Trans. Electron Dev*, 1–6 (2020). <https://doi.org/10.1109/LED.2020.3010183>
210. M. Xiao, X. Yan, J. Xie, E. Beam, Y. Cao, H. Wang, Y. Zhang, Origin of leakage current in vertical GaN devices with nonplanar regrown p-GaN. *Appl. Phys. Lett* **117**(18), 183502 (2020). <https://doi.org/10.1063/5.0021374>
211. H.W. Choi, M.A. Rana, S.J. Chua, T. Osipowicz, J.S. Pan, Surface analysis of GaN decomposition. *Semicond. Sci. Technol* **17**(12), 1223–1225 (2002). <https://doi.org/10.1088/0268-1242/17/12/304>
212. M.J. Tadjer, B.N. Feigelson, J.D. Greenlee, J.A. Freitas, T.J. Anderson, J.K. Hite, L. Ruppalt, C.R. Eddy, K.D. Hobart, F.J. Kub, Selective p-type doping of GaN:Si by Mg ion implantation and multicycle rapid thermal annealing. *ECS J. Solid State Sci. Technol* **5**(2), P124–P127 (2016). <https://doi.org/10.1149/2.0371602jss>
213. V. Meyers, E. Rocco, T.J. Anderson, J.C. Gallagher, M.A. Ebrish, K. Jones, M. Derenge, M. Shevelev, V. Sklyar, K. Hogan, B. McEwen, F. Shahedipour-Sandvik, p-type conductivity and damage recovery in implanted GaN annealed by rapid gyrotrom microwave annealing. *J. Appl. Phys* **128**(8), 085701 (2020). <https://doi.org/10.1063/5.0016358>
214. S.R. Aid, T. Uneme, N. Wakabayashi, K. Yamazaki, A. Uedono, S. Matsumoto, Carrier activation in Mg implanted GaN by short wavelength Nd:YAG laser thermal annealing. *Phys. Status Solidi (A)* **214**(10), 1700225 (2017). <https://doi.org/10.1002/pssa.201700225>
215. M.H. Breckenridge, J. Tweedie, P. Reddy, Y. Guan, P. Bagheri, D. Szymanski, S. Mita, K. Sierakowski, M. Boćkowski, R. Collazo, Z. Sitar, High Mg activation in implanted GaN by high temperature and ultrahigh pressure annealing. *Appl. Phys. Lett* **118**(2), 022101 (2021). <https://doi.org/10.1063/5.0038628>

216. H. Sakurai, M. Omori, S. Yamada, Y. Furukawa, H. Suzuki, T. Narita, K. Kataoka, M. Horita, M. Bockowski, J. Suda, T. Kachi, Highly effective activation of Mg-implanted p-type GaN by ultra-high-pressure annealing. *Appl. Phys. Lett* **115**(14), 142104 (2019). <https://doi.org/10.1063/1.5116866>
217. D. Khachariya, M.H. Breckenridge, W. Kim, A. Klump, K. Wang, S. Mita, J. Tweedie, S. Stein, P. Reddy, M. Bockowski, Z. Sitar, R. Collazo, S. Pavlidis, 1 kV GaN-on-GaN PN diode using Mg implantation. Presented at the IEEE device research conference (DRC), Virtual, 2020
218. D. Khachariya, D. Szymanski, R. Sengupta, P. Reddy, E. Kohn, Z. Sitar, R. Collazo, S. Pavlidis, Chemical treatment effects on Schottky contacts to metalorganic chemical vapor deposited n-type N-polar GaN. *J. Appl. Phys* **128**(6), 064501 (2020). <https://doi.org/10.1063/5.0015140>
219. B. Romanczyk, X. Zheng, M. Guidry, H. Li, N. Hatui, C. Wurm, A. Krishna, E. Ahmadi, S. Keller, U.K. Mishra, W-band power performance of SiN-passivated N-Polar GaN deep recess HEMTs. *IEEE Electron Dev. Lett* **41**(3), 349–352 (2020). <https://doi.org/10.1109/LED.2020.2967034>
220. O.S. Koksaldi, J. Haller, H. Li, B. Romanczyk, M. Guidry, S. Wienecke, S. Keller, U.K. Mishra, N-Polar GaN HEMTs exhibiting record breakdown voltage over 2000 V and low dynamic on-resistance. *IEEE Electron Dev. Lett* **39**(7), 1014–1017 (2018). <https://doi.org/10.1109/LED.2018.2834939>
221. J.Y. Tsao, S. Chowdhury, M.A. Hollis, D. Jena, N.M. Johnson, K.A. Jones, R.J. Kaplar, S. Rajan, C.G. Van de Walle, E. Bellotti, C.L. Chua, R. Collazo, M.E. Coltrin, J.A. Cooper, K.R. Evans, S. Graham, T.A. Grotjohn, E.R. Heller, M. Higashiwaki, M.S. Islam, P.W. Juodawlkis, M.A. Khan, A.D. Koehler, J.H. Leach, U.K. Mishra, R.J. Nemanich, R.C.N. Pilawa-Podgurski, J.B. Shealy, Z. Sitar, M.J. Tadjer, A.F. Witulski, M. Wraback, J.A. Simmons, Ultrawide-bandgap semiconductors: Research opportunities and challenges. *Adv. Electron. Mater* **4**(1), 1600501 (2018). <https://doi.org/10.1002/aelm.201600501>
222. R. Dalmau, B. Moody, R. Schlessler, S. Mita, J. Xie, M. Feneberg, B. Neuschl, K. Thonke, R. Collazo, A. Rice, J. Tweedie, Z. Sitar, Growth and characterization of AlN and AlGaIn epitaxial films on AlN single crystal substrates. *J. Electrochem. Soc* **158**(5), H530 (2011). <https://doi.org/10.1149/1.3560527>
223. D. Khachariya, S. Mita, P. Reddy, S. Dangi, P. Bagheri, M.H. Breckenridge, R. Sengupta, E. Kohn, Z. Sitar, R. Collazo, S. Pavlidis, Al<sub>0.85</sub>Ga<sub>0.15</sub>N/Al<sub>0.6</sub>Ga<sub>0.4</sub>N high electron mobility transistors on native AlN substrates with >9 MV/cm Mesa breakdown fields, in *2021 Device Research Conference (DRC)*, (Jun. 2021), pp. 1–2. <https://doi.org/10.1109/DRC52342.2021.9467186>
224. I. Abid, J. Mehta, Y. Cordier, J. Derluyn, S. Degroote, H. Miyake, F. Medjdoub, AlGaIn channel high electron mobility transistors with Regrown Ohmic contacts. *Electronics* **10**(6), Art. no. 6 (2021). <https://doi.org/10.3390/electronics10060635>
225. H. Okumura, S. Suihkonen, J. Lemettinen, A. Uedono, Y. Zhang, D. Piedra, T. Palacios, AlN metal–semiconductor field-effect transistors using Si-ion implantation. *Japanese J. Appl. Phys* **57**(4S), 04FR11 (2018). <https://doi.org/10.7567/JJAP.57.04FR11>