

ACTION: Automated Hardware-Software Codesign Framework for Low-precision Numerical Format SelecTION in TinyML

 \textsc{Hamed} F. Langroudi $^{(\boxtimes)}$, Vedant Karia, Tej Pandit, Becky Mashaido, and Dhireesha Kudithipudi

Neuromorphic AI Lab, University of Texas at San Antonio, San Antonio, TX, USA seyedhamed.fatemilangroudi@utsa.edu

Abstract. In this paper, a new low-precision hardware-software codesign framework is presented, to optimally select the numerical formats and bit-precision for TinyML models and benchmarks. The selection is performed by integer linear programming using constraints mandated by tiny edge devices. Practitioners can use the proposed framework to reduce design costs in the early stages of designing accelerators for TinyML models. The efficacy of various numerical formats is studied within a new lowprecision framework, ACTION. Results assert that generalized posit and tapered fixed are suitable numerical formats for TinyML when the tradeoff between accuracy and hardware complexity is desired.

Keywords: Deep neural networks · Low-precision arithmetic · Hardware-Software Codesign

1 Introduction

TinyML is an emerging machine learning (ML) field that aims to bring intelligence on ubiquitous tiny edge platforms with ≤ 1 MB memory footprint, 100 MOPS (million operations per second) throughput, and ≤ 1 mW power consumption [\[1](#page-13-0)]. The capability to perform ML inference on edge devices enabled by TinyML, can expand the scope of ML applications to new areas such as nature conservation [\[2\]](#page-13-1), and STEM education [\[3\]](#page-13-2). Moreover, the on-device inference capabilities provided by TinyML bypass the latency and energy consumption of data transition between the device and cloud to enhance privacy and security. However, the resource limitations of edge devices introduce significant challenges to perform on-device ML inference on current TinyML models with thousands of parameters and millions of computations [\[4\]](#page-13-3).

Quite often, to deploy TinyML models on tiny edge devices, the ML inference is performed with low-precision numerical formats [\[5](#page-13-4)[–11](#page-14-0)]. The low-precision numerical format offers complexity reduction in multiple dimensions, such as computational resources, energy and memory footprint [\[5,](#page-13-4)[11](#page-14-0)]. However, the benefits of

H.F. Langroudi and V. Karia—Equal contribution.

⁻c The Author(s), under exclusive license to Springer Nature Switzerland AG 2022 J. Gustafson and V. Dimitrov (Eds.): CoNGA 2022, LNCS 13253, pp. 50–65, 2022. [https://doi.org/10.1007/978-3-031-09779-9](https://doi.org/10.1007/978-3-031-09779-9_4)_4

low-precision numerical format come at the expense of model performance [\[12\]](#page-14-1). The trade-off between hardware complexity and accuracy loss differs between different numerical format configurations [\[13\]](#page-14-2). The non-uniform numerical format such as posit [\[14](#page-14-3)] has better accuracy and more hardware complexity compared to a hardware-oriented and equispaced numerical format such as fixed-point. This incongruence in accuracy and hardware complexity offered by various numerical formats introduces a broad and large design space for numerical format exploration. Tangential to this, the hardware and model performance constraints are varied from one edge device to another. The process of manual selection of numerical format is ad-hoc and sub-optimal due to the large design exploration space and variability in constraints. Therefore, the process of selecting the optimal numerical format for a TinyML target requires an automatic hardware-software codesign framework that considers model performance and hardware complexity constraints. Such a framework can be used by practitioners and startups as an Early-DSE [\[15](#page-14-4)] (early stage design space exploration) framework that generates the template for a suitable accelerator, including the numerical format specification (to aid in reducing the cost of the accelerator's design). Other frameworks that automatically select an appropriate low-precision numerical format based on constraints that are mandated by TinyML model performance and tiny edge platform limitations have been previously proposed in literature [\[5](#page-13-4)[–7](#page-14-5),[11\]](#page-14-0). However, the scope of these existing hardware-software co-design frameworks have been limited to the selection of a bit-precision of the fixed-point numerical format for a particular layer of a TinyML model [\[5](#page-13-4),[6\]](#page-13-5). Moreover, the current frameworks to select a lowprecision numerical format use computationally intensive reinforcement learning (RL) algorithms with high sensitivity to initial parameter selection [\[5,](#page-13-4)[6\]](#page-13-5).

Therefore, we propose a hardware-software co-design framework, called ACTION, that finds the optimal numerical format configuration through integer linear programming (ILP) inspired from recent studies in mixed-precision quantization [\[16,](#page-14-6)[17\]](#page-14-7). Using ILP optimization instead of RL reduces the search time, bypasses the need for hyperparameter optimization, and reduces computational overheads [\[16](#page-14-6)]. Specifically, the optimal numerical format configuration achieved through the ILP solver minimizes or maximizes one of the objective metrics (e.g., accuracy) while the other subjective constraints (e.g., latency, memory footprint) are met. Unlike the existing frameworks, ACTION, supports a broad range of numerical formats including posit and generalized posit, summing up to a total of 60 possible numerical format configurations.

The key contributions of this work are as follows:

- 1. We develop a low-precision hardware-software co-design framework to constrain the early stage design space exploration which selects an appropriate numerical format based on the custom user defined constraints through integer linear programming optimization.
- 2. Various configurations and dataflows in a systolic array based architecture are studied to evaluate the performance of the numerical formats when incorporated in an accelerator.

2 Background

A non-zero finite real number y is represented by Eq. (1) where s is the sign, L is the bit array, ϕ is a function mapping the bit array $f \in [0, 1)$ as a fraction to a real value, and \star is an arbitrary function between the integer and the fraction (in this study $\star \in \{\times, +\}$)

$$
y = (-1)^s \times \psi(L) \star \phi(f) \tag{1}
$$

The numerical format used in this study is summarized in Table [1,](#page-2-1) based on Eq. [\(1\)](#page-2-0). Note that all numerical formats use a two's complement representation to represent a negative number except for the floating point numerical format, which uses a sign-magnitude representation. The main difference between these numerical formats is the way that the bit array L is encoded. In traditional numerical formats such as fixed and floating point, L is binary(B) and offset-binary(OB) encoded respectively while in recent numerical formats such as tapered fixed-point (taper $[18]$ $[18]$), L is signed unary encoded or regime encoded (RE) where the *runlength* ^m of identical bits (l...l) is terminated by either an compliment bit \overline{l} where $m \leq n$ or by a final bit. Hence the value R in regime encoding is computed as [\(2\)](#page-2-2).

$$
R = \begin{cases} -m, & l = 0\\ m-1, & l = 1 \end{cases}
$$
 (2)

In posit and generalized posit numerical formats the bit string l is divided into two parts, the regime and the exponent. The regime bit array is singed unary encoded and the exponent bit array is binary encoded. The signed unary encoding is a variable encoding that adds a tapered accuracy attribute to the posit, generalized posit and tapered fixed-point formats. In numerical formats with **tapered-accuracy**, the density of values is highest near 0 and then tapers towards the maximum-representable number as shown in Fig. [1.](#page-3-0)

Format	L Encode	$\psi(L)$	\star	$\varphi(t)$	Parameters	
Fixed-point						
Tapered fixed-point RE		R	$^{+}$		Is, sc	
Floating point	OΒ	$2^{e-2^{\epsilon s-1}-1}$		\times 1 + f -		
Posit	RE, B	$2^{es}R+e$		\times 1 + f -		
Generalized posit	RE, B	$2^{es}R+e+e_b$		\times 1 + f	rs.e _b	

Table 1. Description of numerical formats that are explored in this study.

The numerical formats with a tapered-accuracy characteristic are more appropriate to represent TinyML model parameters (weights) due to their bell-shaped distribution [\[9](#page-14-9)].

Among numerical formats with the tapered-accuracy characteristic, only generalized posit and tapered fixed-point can accommodate the variability observed in a layer's parameter distribution by assigning two additional hyperparameters that can modify it's dynamic range and tapered precision [\[7](#page-14-5),[19\]](#page-14-10). Ordinarily, the maximum accuracy is located at 1 in posit, generalized posit and tapered fixedpoint formats. The Exponent bias (e_b) and scaling factor (se) can re-center the location of maximum accuracy from 1 to 2^{e_b} or 2^{sc} . The dynamic range and shape of the numerical format values' distribution (maximum tapered to uniform) is controlled by a maximum regime/integer run-length (rs/Is) parameter.

Fig. 1. The relative decimal accuracy [\[14](#page-14-3)] for various 8-bit numerical formats Float 8.5 , Float 8 4, Float 8 3 are 8-bit floating format with 5, 4 and 3 exponent bits, respectively, and Posit 8.0 , Posit 8.1 , and Posit 8.2 are 8 -bit posit format with $0, 1$, and 2 exponent bits respectively. The Fixed 8 5 indicates fixed-point numerical format with 5-bit integer and 3 fraction bits, and Generalized posit 8.1.4.0 is 8-bit generalize posit numerical format with $es = 1$, $rs = 4$, and $e_b = 0$.

3 Related Work

In recent years, the impact of various low-precision numerical formats on deep learning inference accuracy has been studied thoroughly [\[12](#page-14-1)[,13](#page-14-2),[20](#page-14-11)[–22\]](#page-14-12). For instance, Gysel *et al.* proposed the Ristretto framework to explore the effect of fixed-point, minifloat (8-bit floating point format with arbitrary exponent and fraction bit-width), and block floating point (where each block of floating point numbers used a shared exponent) on classification accuracy [\[20](#page-14-11)]. The outcome of this study on the CIFAR-10 corpus shows negligible accuracy difference between DNN inference with an AlexNet model using 8-bit and 32-bit floating point format parameters.

However, a few works proposed empirical frameworks that demonstrate the effect of numerical formats on the trade-off between performance and hardware complexity. For instance, Hashemi *et al.* demonstrate that DNN inference with 8-bit fixed-point using AlexNet (on CIFAR-10 dataset) results in a 6.8× improvement in energy consumption with $\langle 2\%$ accuracy degradation compared to a

DNN inference with 32-bit floating point [\[13](#page-14-2)]. Following this work, Langroudi *et al.* introduce the Cheetah framework where the trade-off between inference accuracy and hardware complexity (e.g., energy-delay product (EDP)) is provided for DNN inference with [5, 8] precision posit, float and fixed-point formats [\[12](#page-14-1)]. The optimal bit-precision for each numerical format in this framework is obtained through a topdown iterative process where the accuracy and hardware complexity achieved by a numerical format is compared with the specified design constraints provided by practitioners. Through this study, posit shows better accuracy and EDP trade-off as compared to float and fixed-point numerical formats. Recently, Thierry Tambe *et al.* [\[22](#page-14-12)] and Langroudi *et al.* [\[21](#page-14-13)] introduce two novel numerical formats (adaptive float and adaptive posit) to represent DNN parameters. With negligible hardware overhead, these numerical formats are able to adapt to the dynamic range and distribution of DNN parameters and thus improve inference accuracy [\[21,](#page-14-13)[22](#page-14-12)].

The efficacy of numerical formats in terms of hardware complexity and inference accuracy is also evaluated on TinyML models and benchmarks [\[5](#page-13-4)[–8,](#page-14-14)[10\]](#page-14-15). However, the variants of fixed-point numerical formats used for these studies and other numerical formats is not evaluated on TinyML models and benchmarks. For instance, Rusci *et al.* demonstrate a mixed 2-, 4-, 8-bits precision fixed-point numerical format to perform TinyML inference on MCU devices with low-memory constraints (e.g., 2 MB) [\[6](#page-13-5)]. In this study, the automatic bit precision assignment policy for parameters across layers are selected through a reinforcement learning algorithm. On MobileNet V2 and ImageNet dataset, the aforementioned mixed-precision quanization approach results in about 1.3% inference accuracy degradation as compared to inference accuracy with 32-bit floats. Recently, Langroudi *et al.* introduce an efficient method of quantizing TinyML models using a novel tapered fixed-point numerical format that leverages the benefit of both posit (in terms of accuracy performance) and fixed-point (in terms of hardware efficiency) [\[7\]](#page-14-5). The tapered fixed-point has shown better EDP and accuracy trade-off over fixed-point on various benchmarks [\[7\]](#page-14-5).

This research proposes the ACTION, framework for TinyML models where the numerical format and bit-precision of model parameters is automatically selected through ILP optimization. A notable difference between this work and previous works is that the ACTION framework supports a broad range of numerical formats and its search space exploration time is an order of magnitude faster than previous RL approach [\[6\]](#page-13-5).

4 ACTION Framework

The goal of ACTION framework is to automatically and swiftly select the appropriate numerical format based on constraints required by TinyML benchmarks and tiny edge devices. This platform can be generalized for use on other DNN models and edge devices since it provides the ability for practitioners to choose their own constraints. This framework comprises of four key aspects as shown in Fig. [2:](#page-5-0) User Interface, Initialization, Optimizer, and Evaluator.

Fig. 2. The ACTION high-level low-precision hardware & software co-design framework for TinyML models on tiny edge platforms

4.1 User Interface

The goal of the user interface is to preselect the metrics and parameters given as input to the framework. These include benchmark specifications, models, datasets (e.g., TinyML v0.5 benchmark), metrics, constraints, and variables (summarized in Table [2,](#page-9-0) and [3\)](#page-9-1). The framework then generates specifications of the accelerator such as numerical format configuration, PE configurations, memory requirements and data flows, that are summarized in an output file. The input and output of the user interface are specified in YAML format.

4.2 Initialization

In the initialization step, the model is trained with 32-bit floating point values. The high-precision 32-bit floating point trained weights and activations are transferred to the evaluator. The specification of the TinyML model that is used by the accuracy and hardware complexity evaluator is automatically generated.

4.3 Evaluator

The Evaluator unit is explained with the help of an example of a single hidden layer convolutional neural network to highlight its key components and operation clearly, although it can be generalized for any TinyML model.

Software Design and Exploration: A computational node in a single hidden layer convolutional neural network computes (3) where B indicates the bias vector, W is the weight tensor with numerical values that are associated with each connection, A represents the activation vector as input values to each node, θ is the activation function, Q denotes the quantization function, Y is a feature vector consisting of the output of each node, and M is equal to the product of (C, R, S) filter parameters: the number of filter channels, the filter heights, and

the filter weights respectively. The computation in (3) is performed N times, where N is a product of batch size, output activation size (height and width) and the number of filters.

$$
Y_j = \theta(Q(B_j) + \sum_{i=0}^{M} Q(A_i) \times Q(W_{ij}))
$$
\n(3)

In this work, each 32-bit floating point $T_{\text{inv}}ML$ parameter (x_i) is mapped to a l-bit low-precision numerical format value (x *ⁱ*) through the quantization function as defined in (4) , where s and z are the scaling factor and zero point, respectively. Large magnitude 32-bit floating point numbers that are not expressible in $[l, u]$ (low-precision numerical format values range) are clipped either to the format lowerbound (l) and upperbound (u) . Moreover, the clipped values that lie in interval $[a, b]$ (the two consecutive low-precision numerical format values) are rounded to the nearest even number.

$$
x'_{i} = Q(x_{i}, q, l, u, s, z) = \text{Round}(\text{Clip}(s \times x_{i} + z, l, u))
$$
\n(4)

The product of quantized activations and weights are computed with a low-precision numerical format multiplier without rounding the end products. The products are then accumulated over wide signed fixed-point register, the *quire* [\[14\]](#page-14-3). Note that this MAC operation for m operands is error free since quire size, as shown in [\(5\)](#page-6-2), is selected in a way that the dynamic range of partial accumulated values are captured. The D_l in (5) represents the dynamic range of the low-precision numerical format.

$$
w_{\text{quire}} = \lceil \log_2(m) \rceil + 2 \times \lceil \log_2(D_l) \rceil + 2 \tag{5}
$$

Hardware System Design and Architecture: To evaluate the area, energy and latency of the hardware accelerator, analyzing only the hardware complexity introduced by various numerical formats can be misleading. Existing frameworks that evaluate the performance of the numerical formats compare only the energy consumption of the MAC operations which overlooks the constraints imposed by memory and dataflow in the accelerator.

In order to evaluate the area, and power of an accelerator which incorporates a particular numerical format, we limit the evaluation to an architecture comprising of Processing Elements (PE) arranged in a 2D systolic array configuration. The compute efficiency of the systolic array architectures depends highly on the dataflow and the PE array size since the matrix multiplication operation of a TinyML model is mapped to the PEs arranged in the 2D matrix structure. To estimate the latency of the system we bridge our framework with the SCALE-Sim tool [\[23\]](#page-14-16) by simulating the TinyML models for various configurations of PE and dataflows as illustrated in Fig. [3.](#page-7-0)

To analyze the energy consumption and the area of the system, each PE is replaced with the multiply and accumulate (MAC) unit of the numerical formats stated in Table [3.](#page-9-1) The MAC units for various numerical formats and different configurations were synthesized on the Synopsys 32 nm CMOS technology node. Power consumption and the area of individual MAC units were combined with the cycle count and memory access details obtained from SCALE-Sim to analyze the hardware complexity of the accelerators with various incorporated numerical format configurations.

Fig. 3. The overview of the accelerator's system architecture used to evaluate the efficacy of the numerical formats on accelerators.

4.4 Optimizer

Integer Linear Programming (ILP): The ILP in this work is defined as [\(6\)](#page-7-1) where y_i and x_i are objective and subjective metrics selected from Table [2,](#page-9-0) A as configuration sets from Table [3,](#page-9-1) C_j are constraints with respect to subjective x_j .

$$
\min_{y_i} \sum_{i=0}^{k=1} y_i(A)
$$
\n
s.t. $x_j(A) < c_j, 0 < j < 6$ \n
$$
(6)
$$

For instance the accuracy degradation (ACC*d*) is selected as an objective, and area, EDP, memory footprint, and MAC frequency are chosen as subjectives, the [\(6\)](#page-7-1) as in [\(7\)](#page-8-0). In this study, we set the maximum number of subjective metrics to 4. On occasion, the subjective metrics have some overlap, such as power and EDP.

$$
\begin{aligned}\n&\text{min} & ACC_d(A) \\
&\text{s.t.} & \text{EDP}(A) < \text{EDP}\text{ Constraint} \\
&\text{Area}(A) < \text{Area}\text{ Constraint} \\
&\text{Memory footprint}(A) < \text{Memory footprint.}\text{Constraint} \\
&\text{MAC Frequency}(A) < \text{MAC Frequency}\text{ Constraint}\n\end{aligned}\n\tag{7}
$$

5 Experimental Setup, Results and Analysis

The ACTION framework is implemented in TensorFlow [\[24\]](#page-14-17). A summary of the metrics and constraints specifications are presented in Table [2.](#page-9-0) The current version of ACTION framework supports 8 metrics crucial for TinyML applications. For specific metrics, constraints are selected at 3 intervals between the best and worst performance yielding values. Note that in some cases, the best possible result for a specific metric may not meet the TinyML target. This shows that the low-precision arithmetic needs to combine with other hardware/software optimizations such as pruning [\[25\]](#page-14-18) and processing in memory [\[26](#page-15-0)] to meet that specific metric for TinyML. The specification of key variables and their configurations are summarized in Table [3.](#page-9-1) Note that the generalized posit hyperparameters ($rs \in [1..n-1]$ and $e_b \in [-3,3]$) and tapered fixed-point ($Is \in [1..n]$ and $sc \in [-3, 3]$ $sc \in [-3, 3]$ $sc \in [-3, 3]$ are not mentioned in Table 3 since these values are fixed and predetermined based on the dynamic range and distribution of parameters [\[7,](#page-14-5)[19\]](#page-14-10). The specifications of the tasks and inference performance with 32-bit floats are summarized in Table [4.](#page-9-2) To estimate latency, we bridge our framework with the SCALE-Sim tool [\[23\]](#page-14-16). SCALE-Sim, however, does not consider the cycles consumed while shuttling data back and forth between the global buffer and the DRAM. Therefore, the total latency is re-approximated by considering PE array execution time and DRAM access time (Micron MT41J256M4). For the energy estimation analysis, execution time, and power consumption, we consider the use of the 32-nm CMOS technology node.

5.1 Numerical Formats' Performance on TinyML Benchmark

The Table [5](#page-10-0) are summarized the performance of various numerical formats on TinyML v0.5 benchmark that evaluated using ACTION framework. Amongst the evaluated numerical formats, generalized posit shows the best performance. For instance, the inference accuracy on the image classification benchmark using generalized posit is improved by an average of 6.70%, 19.92%, 8.66%, 30.02%, as compared to posit, float, tapered fixed-point and fixed-point respectively. The

Categ	Metrics	Constraints	TinyML target
	EDP	[mean-std, mean, mean+std]	
	Energy		
	Power		≤ 1 mw $\left 1\right $
\mathcal{D}	MAC Frequency		10-100 MHz $[27]$
3	PE utilization		
$\overline{4}$	Area		$< 20 \text{ mm}^2$ [27]
6	Accuracy Degradation		$1 - 6\%$ [1]
	Memory footprint		≤ 100 KB + 0.5 MB [28]

Table 2. The metrics and constraints specification.

Table 3. The key variable specification (P:Posit, FP:Floating point, FX: Fixed-point, GP: generalized posit, and TFX: tapered fixed-point).

Variable	Configuration	Search space
Formats	$P(n \in [58], es = [02])$	60
	$FP(n \in [58], e = [3n-2])$	
	$\text{FX}(n \in [58], f = [1n-1])$	
	$GP(n \in [58], es = [02])$	
	$TFX(n \in [58])$	
PE.	32×32 , 32×16 , 16×16 , 12×14 , 8×8	5
Data-flow	OS, WS, IS	3
Total		900

Table 4. The TinyML v0.5 [\[4](#page-13-3)] models and benchmarks using 32-bit float parameters description.

high performance of the generalized posit numerical format on TinyML benchmarks can be credited to the capability of this numerical format to auto-adjust to the dynamic range and distribution of the weights and activations. Moreover, we observed that the performance of tapered fixed-point is not only better than fixed-point, but also, on average, comparable with floats and posit formats, which has not been previously observed [\[7](#page-14-5)]. This finding emphasizes that tapered fixedpoint is a good candidate for TinyML models and applications. Moreover, as the number of bits is decreased to 7-bits and below, the float, fixed-point and tapered fixed-point formats show poor accuracy performance. This can be attributed to

Format		Keyword Spotting			Image classification			
	8-bit	7-bit	6-bit	5-bit	8-bit	7-bit	6-bit	5 -bit
P					91.97% 85.33% 48.62% 23.79% 85.31% 77.28% 53.78% 26.19%			
FP					86.45\% 46.29\% 13.72\% 8.50\% 82.10\% 69.45\% 11.28\% 10.79\%			
FX.					12.70\% 8.87\% 8.39\% 8.22\% 37.00\% 21.80\% 15.97\% 12.90\%			
GP					92.10% 91.39% 88.14% 49.62% 85.81% 83.90% 76.36% 42.72%			
TFX					79.20% 43.75% 8.52% 8.43% 85.24% 82.10% 38.60% 17.72%			
32 -bit FP	92.15\%			86.26\%				

Table 5. The TinyML inference performance using various numerical formats on TinyML v0.5 benchmark (P:Posit, FP:Floating point, FX: Fixed-point, GP: Generalized posit, and TFX: Tapered fixed-point).

discrepancy between the dynamic range provided by these numerical formats and the actual dynamic range of weights and activations.

5.2 ACTION Framework Results

Figures [4](#page-11-0) and [5](#page-12-0) illustrate the performance of each numerical format incorporated on the various configurations of accelerator and dataflows. The ILP optimization identified the optimal numerical format much quicker $(\leq 1 \text{ s}, \text{performed on Intel})$ i9-9960X) than the tedious and iterative process undertaken by reinforcement learning optimization algorithms (which can take several hours [\[5](#page-13-4)]). When constraints are selected in the region beyond the mean plus standard deviation of metrics (highlighted region), generalized posit was most frequently selected as the optimal numerical format. Note that except the accuracy vs. MAC frequency trade-off (Figs. [4.](#page-11-0)b and [5.](#page-12-0)b), the numerical formats are selected in way that to maximize accuracy when the accuracy and hardware constraints (e.g., EDP) are met. In the case of MAC frequency, the numerical formats are selected to maximize frequency when the accuracy constraints are satisfied.

To evaluate the efficacy of the numerical formats on a custom accelerator, the framework uses the SCALE-Sim simulator which outputs the estimated cycle

Fig. 4. (a) EDP vs Accuracy (b) MAC frequency vs. Accuracy (c) Power vs. Accuracy (d) Energy vs. Accuracy (e) Area vs Accuracy (f) Memory vs Accuracy for an image classification task with an accelerator configured with PEs arranged in a 16×16 systolic array and output stationary dataflow. The constraint was derived by adding the mean with the standard deviation of the metric. The numerical format selected by the ILP optimizer (marked by the large dark blue oval) in the highlighted region identifies the format for which the best accuracy and metric combination is achieved. GP n es is n-bit generalized posit with *es*-bit exponent.

Fig. 5. (a) EDP vs Accuracy (b) MAC frequency vs. Accuracy (c) Power vs. Accuracy (d) Energy vs. Accuracy (e) Area vs Accuracy (f) Memory vs Accuracy for keyboard spotting task with an accelerator configured with PEs arranged in a 16×16 systolic array and output stationary dataflow. The constraint was derived by adding the mean with the standard deviation of the metric. The numerical format selected by the ILP optimizer (marked by the large dark blue oval) in the highlighted region identifies the format for which the best accuracy and metric combination is achieved. GP n es is n-bit generalized posit with *es*-bit exponent.

count and the memory data movement sequences for executing a CNN model on a custom configuration. The cycle count and the data movement are combined with results obtained by synthesizing the MAC unit of each numerical format to generate the EDP and latency of the accelerator. Various dataflows and PE matrix array configurations were compared against the output stationary dataflow, which outperformed the other dataflows and offered a 24% reduction in latency as compared to the weight stationary dataflow in particular, for a single inference cycle. It has also shown significant improvement in EDP and utilization factor as compared to the input stationary and weight stationary dataflows. Moreover, generalized posit has outperformed all the other formats in Keyword Spotting and Image Classification tasks with minor overhead in EDP.

6 Conclusions

Through the ACTION framework, we propose a hardware-software co-design framework for early stage design space exploration to discover the optimal numerical formats and accelerator configurations based on custom user defined constraints. The configuration selection problem is solved by integer linear programming (ILP), which allows us to identify the optimal numerical format and accelerator configuration faster than reinforcement learning approaches. We show that generalized posit yields a 16% improvement in the average inference accuracy over the other numerical formats that are considered in this paper.

Acknowledgement. This research was supported by the Matrix AI Consortium for Human Well-Being at UTSA. The authors would like to thank Dr. John Gustafson, who is the inventor of Posit, Generalized posit and Tapered Fixed-point and has provided valuable insights over the years. The authors would also like to express gratitude to NUAI lab members at RIT and UTSA who supported this research study.

References

- 1. Banbury, C., et al.: Mlperf tiny benchmark. In: Proceedings of the Neural Information Processing Systems Track on Datasets and Benchmarks (2021)
- 2. Curnick, D.J., et al.: Smallsats: a new technological frontier in ecology and conservation? Remote Sens. Ecol. Conserv. **8**(2), 139–150 (2021)
- 3. Reddi, V.J., et al.: Widening access to applied machine learning with tinyml. arXiv preprint [arXiv:2106.04008](http://arxiv.org/abs/2106.04008) (2021)
- 4. Banbury, C.R., et al.: Benchmarking tinyml systems: Challenges and direction. arXiv preprint [arXiv:2003.04821](http://arxiv.org/abs/2003.04821) (2020)
- 5. Wang, K., Liu, Z., Lin, Y., Lin, J., Han, S.: Haq: hardware-aware automated quantization with mixed precision. In: Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pp. 8612–8620 (2019)
- 6. Rusci, M., Fariselli, M., Capotondi, A., Benini, L.: Leveraging automated mixedlow-precision quantization for tiny edge microcontrollers. In: Gama, J., et al. (eds.) ITEM/IoT Streams -2020. CCIS, vol. 1325, pp. 296–308. Springer, Cham (2020). [https://doi.org/10.1007/978-3-030-66770-2](https://doi.org/10.1007/978-3-030-66770-2_22) 22
- 7. Langroudi, H.F., Karia, V., Pandit, T., Kudithipudi, D.: Tent: Efficient quantization of neural networks on the tiny edge with tapered fixed point. arXiv preprint [arXiv:2104.02233](http://arxiv.org/abs/2104.02233) (2021)
- 8. Ghamari, S., et al.: Quantization-guided training for compact tinyml models. arXiv preprint [arXiv:2103.06231](http://arxiv.org/abs/2103.06231) (2021)
- 9. Fahim, F., et al.: hls4ml: an open-source codesign workflow to empower scientific low-power machine learning devices. arXiv preprint [arXiv:2103.05579](http://arxiv.org/abs/2103.05579) (2021)
- 10. Ravaglia, L., Rusci, M., Nadalini, D., Capotondi, A., Conti, F., Benini, L.: A tinyml platform for on-device continual learning with quantized latent replays. IEEE J. Emerg. Sel. Top. Circuits Syst. **11**(4), 789–802 (2021)
- 11. Lin, J., Chen, W.M., Cai, H., Gan, C., Han, S.: Mcunetv2: memory-efficient patchbased inference for tiny deep learning. arXiv e-prints pp. arXiv-2110 (2021)
- 12. Langroudi, H.F., Carmichael, Z., Pastuch, D., Kudithipudi, D.: Cheetah: mixed low-precision hardware & software co-design framework for dnns on the edge. arXiv preprint [arXiv:1908.02386](http://arxiv.org/abs/1908.02386) (2019)
- 13. Hashemi, S., Anthony, N., Tann, H., Bahar, R.I., Reda, S.: Understanding the impact of precision quantization on the accuracy and energy of neural networks. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1474–1479. IEEE (2017)
- 14. Gustafson, J.L., Yonemoto, I.T.: Beating floating point at its own game: posit arithmetic. Supercomputing Front. Innov. **4**(2), 71–86 (2017)
- 15. Brumar, I., Zacharopoulos, G., Yao, Y., Rama, S., Wei, G.Y., Brooks, D.: Early DSE and automatic generation of coarse grained merged accelerators. arXiv preprint [arXiv:2111.09222](http://arxiv.org/abs/2111.09222) (2021)
- 16. Yao, Z., et al.: Hawq-v3: Dyadic neural network quantization. In: International Conference on Machine Learning, pp. 11875–11886. PMLR (2021)
- 17. Hubara, I., Nahshan, Y., Hanani, Y., Banner, R., Soudry, D.: Improving post training neural quantization: layer-wise calibration and integer programming. arXiv preprint [arXiv:2006.10518](http://arxiv.org/abs/2006.10518) (2020)
- 18. Gustafson, L.J.: A generalized framework for matching arithmetic format to application requirements. <https://posithub.org/> (2020)
- 19. Langroudi, H.F., et al.: Alps: adaptive quantization of deep neural networks with generalized posits. In: Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition, pp. 3100–3109 (2021)
- 20. Gysel, P., Pimentel, J., Motamedi, M., Ghiasi, S.: Ristretto: a framework for empirical study of resource-efficient inference in convolutional neural networks. IEEE Trans. Neural Netw. Learn. Syst. **29**(11), 5784–5789 (2018)
- 21. Langroudi, H.F., Karia, V., Gustafson, J.L., Kudithipudi, D.: Adaptive posit: parameter aware numerical format for deep learning inference on the edge. In: Proceedings of the IEEE/CVF Conference on Computer Vision and Pattern Recognition Workshops, pp. 726–727 (2020)
- 22. Tambe, T., et al.: Algorithm-hardware co-design of adaptive floating-point encodings for resilient deep learning inference. In: 2020 57th ACM/IEEE Design Automation Conference (DAC), pp. 1–6. IEEE (2020)
- 23. Samajdar, A., Zhu, Y., Whatmough, P., Mattina, M., Krishna, T.: Scale-sim: Systolic CNN accelerator simulator. arXiv preprint [arXiv:1811.02883](http://arxiv.org/abs/1811.02883) (2018)
- 24. Abadi, M., et al.: TensorFlow: large-scale machine learning on heterogeneous systems (2015). [https://www.tensorflow.org/,](https://www.tensorflow.org/) software available from tensorflow.org
- 25. Li, S., Romaszkan, W., Graening, A., Gupta, P.: Swis-shared weight bit sparsity for efficient neural network acceleration. arXiv preprint [arXiv:2103.01308](http://arxiv.org/abs/2103.01308) (2021)
- 26. Zhou, C., et al.: Analognets: Ml-hw co-design of noise-robust tinyml models and always-on analog compute-in-memory accelerator. arXiv preprint [arXiv:2111.06503](http://arxiv.org/abs/2111.06503) (2021)
- 27. Gousev, E.: Recent progress on tinyml technologies and opportunities. [https://](https://www.youtube.com/) www.youtube.com/ (2021)
- 28. Banbury, C., et al.: Micronets: neural network architectures for deploying tinyml applications on commodity microcontrollers. In: Proceedings of Machine Learning and Systems, vol. 3 (2021)