

Salt-Assisted Chemical Vapor Deposition Synthesis of 2D WSe₂ and Its Integration in High Performance Field-Effect Transistors



Anupama B. Kaul and Avra S. Bandyopadhyay

Abstract The synthesis of two-dimensional (2D) transitional metal dichalcogenides (TMDCs), including in the monolayer limit with control on crystallinity, is an important factor for their integration into a number of device platforms. Monolayer tungsten diselenide (WSe₂) has recently attracted a great deal of interest because of its tunable charge transport behavior, making it attractive for a variety of electronic and optoelectronic devices. However, the controlled and efficient synthesis of WSe₂ using chemical vapor deposition (CVD) is often challenging because of the high temperatures required to generate a steady flux of tungsten atoms in the vapor phase from the oxide precursors. Here, we use a salt (NaCl)-assisted process within the CVD furnace to reduce the growth temperature to ~750 °C, which is lower than the typical temperatures needed with conventional CVD for realizing monolayer WSe₂. The role of substrates also play an important role in the CVD growth process and we found that sapphire improves the optical and crystalline quality of both CVD-grown and mechanically exfoliated WSe₂ when compared with SiO₂/Si substrates. Finally, we fabricated WSe₂-based field-effect transistors using metal contacts of varying work functions and analyzed the interface properties in metal-2D WSe₂ junctions by extracting the interface state trap density, showing their promise for state-of-the-art electronic, optoelectronic, and quantum-optoelectronic devices using scalable synthesis routes.

Keywords Chemical vapor deposition · Tungsten diselenide · Raman and PL spectroscopy · Interface state density

A. B. Kaul (✉) · A. S. Bandyopadhyay
Department of Electrical Engineering, PACCAR Technology Institute, Denton, TX, USA
e-mail: anupama.kaul@unt.edu

A. B. Kaul
Department of Materials Science and Engineering, University of North Texas,
Denton, TX 76203, USA

Introduction

Two-dimensional (2D) materials, such as graphene and transition metal dichalcogenides (TMDCs), recently have attracted significant attention due to their unique properties and are widely used for fabricating electronics, optoelectronics, flexible and sensing devices [1–13]. Amongst the TMDCs, MoS₂ [7, 10] has been widely explored, but studies on WSe₂ are still in the relatively early stages. Moreover, WSe₂ offers unique attributes such as ultra-broadband detection spectral range, a high photoluminescence (PL) quantum yield (nearly unity), a strong spin–orbit coupling, all of which make it intriguing for high performance optoelectronic device applications such as photodetectors, light emitting diodes, and quantum-optoelectronics devices [4, 8, 14]. At the same time, practical device possibilities for WSe₂ rely on breakthroughs in the controlled and efficient growth of large-area films. Controlled CVD growth of WSe₂ is often challenging in comparison with MoS₂ since the metal oxide precursors employed for nucleating WSe₂, such as WO₃ is significantly more difficult to vaporize, that consequently yields a lower vapor pressure P for WO₃, compared to the MoO₃ precursor used for MoS₂ synthesis [8].

In this work, we have conducted experiments to optimize the synthesis of 1L and bi-layer (2L) WSe₂ by using a halide-assisted low-pressure CVD process, where NaCl was the halide of our choice which helps activate the tungsten from the oxide precursor to a lower growth temperature. Growth parameters of interest in our study included the NaCl concentration and growth T , where the role of these parameters on the properties of the *as-grown* WSe₂ crystals was examined. The choice of substrate is also an important parameter in CVD growth, as it directly impacts the crystalline quality of the material synthesized. We used two different substrates, SiO₂/Si and sapphire (Al₂O₃), for this study and the crystalline quality of WSe₂ was found to improve on sapphire. We have also analyzed the phonon lifetime τ in CVD grown and mechanically exfoliated WSe₂ and found that τ increases on sapphire substrates, suggestive of its higher crystalline quality due to a more pristine interface on sapphire when compared to SiO₂.

At the same time, interfaces play an important role to determine device performance figures-of-merit. Compared to traditional semiconducting materials such as silicon, Ge, or III–V materials, the 2D materials, including TMDCs, exhibit pristine surfaces with minimal dangling bonds which should facilitate the realization of interface states with low-interface trap density. This is particularly pertinent at metal–semiconductor hetero-junctions where a high interface trap density can often degrade device performance. In the second part of this work, we discuss the fabrication of WSe₂ field-effect-transistors (FETs) using metals with different work functions, where we have analyzed the metal-2D WSe₂ interface properties. The conductivity of WSe₂ was found to be p -type, ambipolar, and n -type with Au (with Ti as adhesion layer), Mo, and Al metal contacts, respectively. The interface state properties in the metal-2D WSe₂ junctions were also investigated using capacitance-frequency measurements.

Experimental

In this study, WSe₂ nanosheets were grown using a halide-assisted CVD method and the details of the synthesis process is described in our previous work [8]. In short, a CVD furnace with a three-foot quartz reaction tube was used for the WSe₂ synthesis on either SiO₂/Si (270 nm) or C-plane (0001) sapphire substrates. The optical image of the setup is shown in Fig. 1a. Selenium powder was placed upstream at a position that yielded a $T \sim 270$ °C during the growth, while a mixture of WO_{2.9} and NaCl was placed at the center of the furnace. The substrates were placed downstream and face-down, while a mixture of Ar and H₂ was introduced as the carrier gas. The center of the furnace was ramped to 750 °C at a ramp rate of 10 °C/min for the growth phase. When the center heating zone reached 750 °C, this translated to a $T \sim 700$ °C at the substrate location. During the growth process, the flow rate of Ar/H₂ was kept at 120/30 sccm, and the chamber P was ~ 6 Torr throughout the growth run. The WSe₂ nanosheets were also mechanically exfoliated on top of SiO₂/Si ($t_{\text{ox}} \sim 270$ nm) and sapphire substrates using the scotch tape method [1]. The samples were characterized using Raman and PL spectroscopy using a LabRAM HR Evolution NIR microscope equipped with a 532 nm laser for excitation. The WSe₂-based FETs were fabricated using a standard e-beam lithography process using the JEOL JSM-7001F SEM and XENOS XPG 2 EBL pattern writer. The electrical measurements were conducted using a state-of-the-art Lakeshore probe stage (CRX-4 K) interfaced to an ultra-low noise semiconductor parameter analyzer (Keysight B1500A).




Fig. 1 **a** The optical image of the CVD furnace for the growth of WSe₂. **b–d** The optical images of the WSe₂ nanocrystallites grown due to incomplete nucleation. The **e** Raman and **f** PL spectra of monolayer WSe₂. Inset of **(e)** shows the optical image of monolayer WSe₂

Results and Discussion

CVD Growth Analysis of WSe₂

In this study we implemented a salt-assisted CVD method to synthesize WSe₂ nanosheets. In particular, NaCl was used to reduce the growth T of WSe₂ with the formation of volatile tungsten oxyhalides [15]. Several important CVD growth parameters were systematically varied in order to optimize crystalline quality. Among these parameters, the amount of precursors used, such as Se, WO_{2.9}, and NaCl, were found to be the two variables that appeared to have a significant influence on the growth of our WSe₂ crystallites. Figure 1b–d shows the optical images of the WSe₂ nanosheets due to incomplete nucleation of the WSe₂ seeds, attributed to the low amount of NaCl used in the mixture. For example, Fig. 1b shows the WSe₂ nanosheets grown using CVD where the amount of Se, WO_{2.9}, and NaCl used were 15.9 mg, 22 mg, and 4 mg, respectively, while Fig. 1d shows the WSe₂ nanosheets grown using CVD where the amount of Se, WO_{2.9}, and NaCl used were 15 mg, 22.3 mg, and 5 mg, respectively. However, with careful optimization of the growth parameters, we were successfully able to synthesize WSe₂ nanosheets at a growth T of ~ 750 °C where the ratio of WO_{2.9} and NaCl was tuned to be in the 7:3 ratio.

Thereafter, Raman and PL spectroscopy were used to evaluate the quality of our synthesized WSe₂ crystals. The Raman spectra of monolayer WSe₂ is shown in Fig. 1e at room T , where the two characteristic peaks for WSe₂ at 248 cm⁻¹, assigned to the in-plane E_{2g}^1 vibrational mode, and at 258 cm⁻¹, assigned to the A_{1g} out-plane vibrational mode, are observed [16, 17]. The inset of Fig. 1e shows the optical image of the *as-grown* monolayer WSe₂ nanosheets. Figure 1f depicts a typical PL spectra of monolayer WSe₂ nanosheets which exhibits a strong emission at ~ 1.61 eV and the single, symmetric PL A -peak suggests the direct band gap nature of monolayer WSe₂, which is in excellent agreement with other recent PL reports for monolayer WSe₂ [8, 16, 18].

To study the impact of the halide content, the ratio of WO_{2.9} and NaCl was varied from 7:1 to 7:4, while the growth T was fixed at 750 °C, and the full-width-half-maxima (FWHM) of the PL A -peak for 1L WSe₂ is shown in Fig. 2a. The lowest value of the FWHM in the PL A -peak was also found to be ~ 0.13 eV when the mixing ratio was 7:3, as shown in Fig. 2a. Additionally, the ratio of the PL and Raman intensity ($I_{\text{Lum}}/I_{\text{Raman}}$) has been utilized as a metric to gauge optical quality of TMDCs to determine the intrinsic luminescence quantum efficiency [8, 19]. In our study, I_{Lum} and I_{Raman} represent the intensities of the PL A -peak and the Raman E_{2g}^1 peak, respectively, and the secondary y-axis of Fig. 2a shows $I_{\text{Lum}}/I_{\text{Raman}}$ as the oxide-to-halide ratio is varied. It was found that the $I_{\text{Lum}}/I_{\text{Raman}}$ was maximized at ~ 0.30 when the mixing ratio was 7:3. The PL spectra for 1L WSe₂ at various oxide-to-halide ratios are also shown in Fig. 2b, from which it can be inferred that the lowest full-width-half-maximum (FWHM) was ~ 0.13 eV obtained when the ratio is 7:3.




Fig. 2 **a** The dependence of the FWHM of the PL *A*-peak and I_{Lum}/I_{Raman} ratio as a function of the halide ratio for 1L WSe₂ at $T = 750$ °C. **b** PL spectroscopy of monolayer WSe₂ grown using varying oxide-to-halide ratios. **c** Raman and **d** PL spectra of monolayer WSe₂ grown on SiO₂/Si and sapphire substrates. Comparative analysis of T -dependency of phonon lifetime in **e** CVD grown and **f** mechanically exfoliated WSe₂ on SiO₂/Si and sapphire substrates

Role of Substrate in WSe₂ Nanocrystallites

Next, we move to analyze the role of substrates in influencing the crystalline quality of CVD grown WSe₂. Figure 2c and d shows a comparative analysis of the Raman and PL spectra, respectively, of monolayer WSe₂ grown on sapphire and SiO₂/Si substrates under the optimized metal oxide-to-halide ratio of 7:3 and a growth T of ~ 750 °C, as discussed earlier. The intensity of the *A*-peak PL emission on sapphire was nearly $\sim 2 \times$ higher when compared to SiO₂/Si substrates, as is evident in Fig. 2d.

Additionally, I_{Lum}/I_{Raman} was found to be 0.76 for sapphire while it was calculated to be ~ 0.30 at the most optimal conditions for SiO₂/Si substrates; this data is clear evidence for the improved optical quality of 1L WSe₂ grown on sapphire. A further gauge of crystalline quality is the PL FWHM, where the FWHM of the *A*-peak seen Fig. 2d was narrower for WSe₂ on sapphire (~ 0.08 eV), compared to ~ 0.13 eV for SiO₂/Si.

Phonon lifetime τ is an important parameter to analyze the optical quality in the crystal and it is calculated using the energy uncertainty relationship, with the phonon linewidth Γ as given by Eq. (1) below [20, 21],

$$\tau = \frac{\hbar}{\Gamma} \quad (1)$$

where τ is in picoseconds, and \hbar is Planck's constant ($\sim 5.3 \text{ ps}\cdot\text{cm}^{-1}$). The value of τ for CVD grown monolayer WSe_2 on SiO_2/Si and sapphire for the E_{2g}^1 mode at $T = 298 \text{ K}$ was found to be $\sim 0.76 \text{ ps}$ and 0.98 ps , respectively. Figure 2e and f show τ for CVD grown and mechanically exfoliated monolayer WSe_2 , respectively, on SiO_2/Si and sapphire substrates, where the mechanical exfoliation is conducted using the scotch tape approach, details of which are provided in the Experimental Section. The lifetime τ was found to decrease at higher T due to the higher probability for *phonon-phonon* and *electron-phonon* interactions leading to dissipation, as was reported in our earlier works [8, 21]. As seen from Fig. 2e and f, τ is higher for WSe_2 on sapphire which is attributed to the superior quality of monolayer WSe_2 on sapphire for both CVD-grown and mechanically exfoliated samples.

Role of Metal Contacts in Electrical and Interface State Properties in WSe_2 -based FETs

In the second part of our work, we report here, WSe_2 FETs fabricated using metals with different work functions ϕ_m , such as Au ($\phi_m \sim 5.47 \text{ eV}$), Mo ($\phi_m \sim 4.53 \text{ eV}$), and Al ($\phi_m \sim 4.08 \text{ eV}$). The conductivity of WSe_2 was found to be *p*-type, ambipolar, and *n*-type with Au, Mo, and Al metal, respectively, which is in accordance with our previous work [10] and other reports [21]. The gate leakage currents for the Au/Ti/ WSe_2 , Mo/ WSe_2 , and Al/ WSe_2 FETs are shown in Fig. 3a–c. The Au/Ti/ WSe_2 , Mo/ WSe_2 , and Al/ WSe_2 FETs were also annealed in vacuum conditions and the mobilities were found to increase post-annealing treatment.

Frequency-dependent conductance G_p measurements have been carried out to investigate the interface properties between the metal and 2D WSe_2 as it is very important to determine the effects of the interface trap states in the metal–semiconductor (MS) junction. It is possible to calculate the interface trap density, i.e., D_{it} by investigating the MS Schottky junction at different frequencies f as the filling and refilling of the trap states cause a measurable change in the capacitance of the junction. The values of D_{it} can be obtained from the G_p/ω - ω plot which is shown in Fig. 4a–c for Au/Ti/ WSe_2 , Mo/ WSe_2 , and Al/ WSe_2 junctions, respectively.




Fig. 3 The gate leakage currents in **a** Au/Ti/ WSe_2 , **b** Mo/ WSe_2 , and **c** Al/ WSe_2 FETs. The leakage currents were found to stay mostly at the noise-floor ($\sim 10^{-10}$ A– 10^{-14} A)




Fig. 4 The normalized conductance vs angular frequency G_P/ω vs ω plots for **a** Au/WSe₂, **b** Mo/WSe₂, and **c** Al/WSe₂ MS junctions before and after annealing

The normalized conductance is expressed as [22, 23],

$$\frac{G_P}{\omega} = \frac{qD_{it}}{2\omega\tau_{it}} \ln [1 + (\omega\tau_{it})^2] \quad (2)$$

where τ_{it} and ω are the interface trap time constant and angular frequency ($\omega = 2\pi f$), respectively.

For the maximum value of the peak, the first derivative of Eq. (2) was taken, and the density of interface states and the interface trap time constant were expressed as,

$$D_{it} = \frac{2.5}{q} \left(\frac{G_P}{\omega} \right)_{max} \quad (3)$$

The values of D_{it} were calculated to be $\sim 4.51 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$, $1.11 \times 10^{14} \text{ cm}^{-2} \text{ eV}^{-1}$, and $2.66 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$ for Au/Ti/WSe₂, Mo/WSe₂, and Al/WSe₂ junctions, respectively, at room temperature which shows that the D_{it} is the lowest for Au/Ti/WSe₂ FET. It was also found that the value of D_{it} decreases by an order of magnitude with post-annealing treatment for Au/Ti/WSe₂, Mo/WSe₂, and Al/WSe₂ devices, which are lower than the previously reported values for D_{it} in WSe₂-based devices [24]. These results confirm the role of annealing to improve interface properties in metal-2D WSe₂ junctions.

Conclusions

In conclusion, we have synthesized WSe₂ using a salt-assisted CVD method, where NaCl was added to WO_{2.9} to lower the growth T to ~ 750 °C at an optimized 7:3 metal oxide-to-halide ratio. The role of substrates on WSe₂ crystallites was also studied and it was found that the optical and crystalline quality of WSe₂ improved when sapphire was used as the substrate. Moreover, the value of τ was found to be ~ 0.78 ps and 0.98 ps for our CVD grown monolayer WSe₂ on SiO₂/Si and sapphire substrates,

respectively, indicating the superior quality of WSe₂ on sapphire. Finally, we fabricated WSe₂-based FETs using Au/Ti, Mo, and Al as the metal contacts and the conductivities of WSe₂ were found to be *p*-type, ambipolar, and *n*-type, respectively. The interface state density D_{it} was also extracted to be $\sim 4.51 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$, $1.11 \times 10^{14} \text{ cm}^{-2} \text{ eV}^{-1}$, and $2.66 \times 10^{13} \text{ cm}^{-2} \text{ eV}^{-1}$ for Au/Ti/WSe₂, Mo/WSe₂, and Al/WSe₂ junctions, respectively. Our results validate the potential of 2D WSe₂ as a promising 2D semiconductor for electronics, optoelectronics, and quantum-scale systems.

Acknowledgements We are extremely grateful to the Air Force Office of Scientific Research (grant number FA9550-15-1-0200) and the National Science Foundation (grant number NSF ECCS 1753933) who provided funding support that enabled us to pursue this work. A.B.K. also acknowledges support from the PACCAR Technology Institute and the Endowed Professorship support at the University of North Texas.

References

1. Novoselov KS, Geim AK, Morozov SV, Jiang D, Zhang Y, Dubonos SV, Grigorieva IV, Firsov AA (2004) Electric field effect in atomically thin carbon films. *Science* 306(5696):666–669
2. Novoselov KS, Jiang D, Schedin F, Booth TJ, Khotkevich VV, Morozov SV, Geim AK (2005) Two-dimensional atomic crystals. *Proc Natl Acad Sci* 102(30):10451–10453
3. Wang QH, Kalantar-Zadeh K, Kis A, Coleman JN, Strano MS (2012) Electronics and optoelectronics of two-dimensional transition metal dichalcogenides. *Nat Nanotechnol* 7(11):699–712
4. Kaul AB (2014) Two-dimensional layered materials: structure, properties, and prospects for device applications. *J Mater Res* 29(3):348–361
5. Min M, Hossain RF, Adhikari N, Kaul AB (2020) Inkjet printed organo-halide 2D layered perovskites for high-speed photodetectors on flexible polyimide substrates. *ACS Appl Mater Interfaces* 12:10809
6. Min M, Sakri S, Saenz GA, Kaul AB (2021) Photophysical dynamics in semiconducting graphene quantum dots integrated with 2D MoS₂ for optical enhancement in the near UV. *ACS Appl Mater Interfaces* 13(4):5379–5389
7. Bandyopadhyay AS, Adhikari N, Kaul AB (2019) Quantum multibody interactions in halide-assisted vapor-synthesized monolayer WSe₂ and its integration in a high responsivity photodetector with low-interface trap density. *Chem Mater* 31(23):9861–9874
8. Jayanand K, Chugh S, Adhikari N, Min M, Echegoyen L, Kaul AB (2020) Sc 3 N@ C 80 and La@ C 82 doped graphene for a new class of optoelectronic devices. *J Mater Chem C* 8(12):3970–3981
9. Mehta RK, Kaul AB (2021) Black phosphorus-molybdenum disulfide heterojunctions formed with ink-jet printing for potential solar cell applications with indium tin oxide. *Curr Comput-Aided Drug Des* 11(5):560
10. Bandyopadhyay AS, Saenz GA, Kaul AB (2020) Role of metal contacts and effect of annealing in high performance 2D WSe₂ field-effect transistors. *Surf Coat Technol* 381:125084
11. Desai JA, Bandyopadhyay A, Min M, Saenz G, Kaul AB (2020) A photo-capacitive sensor operational from 6 K to 350 K with a solution printable, thermally-robust hexagonal boron nitride (h-BN) dielectric and conductive graphene electrodes. *Appl Mater Today* 20:100660
12. Bandyopadhyay AS, Jayanand K, Kaul AB (2020) Electrical and optoelectronic properties analysis in two-dimensional multilayer WSe₂ phototransistor for high speed device applications. In: 2020 IEEE 15th international conference on nano/micro engineered and molecular system (NEMS), pp 18–21

13. Bandyopadhyay AS, Jayanand K, Kaul AB (2020) Many-body interactions in halide-assisted CVD grown WSe₂ for high performance photodetectors. In: 2020 IEEE 15th international conference on nano/micro engineered and molecular system (NEMS), pp 22–25
14. Chakraborty C, Kinnischtzke L, Goodfellow KM, Beams R, Vamivakas AN (2015) Voltage-controlled quantum light from an atomically thin semiconductor. *Nat Nanotechnol* 10:507–511
15. Li S, Wang S, Tang D-M, Zhao W, Xu H, Chu L, Bando Y, Goldberg D, Eda G (2015) Halide-assisted atmospheric pressure growth of large WSe₂ and WS₂ monolayer crystals. *Appl Mater Today* 1:60
16. Li H, Lu G, Wang Y, Yin Z, Cong C, He Q, Wang L, Ding F, Yu T, Zhang H (2013) Mechanical exfoliation and characterization of single- and few-layer nanosheets of WSe₂, TaS₂, and TaSe₂. *Small* 9:1974–1981
17. Liu B, Fathi M, Chen L, Abbas A, Ma Y, Zhou CW (2015) Chemical vapor deposition growth of monolayer WSe₂ with tunable device characteristics and growth mechanism study. *ACS Nano* 9:6119–6127
18. Ross JS, Klement P, Jones AM, Ghimire NJ, Yan JQ, Mandrus DG, Taniguchi T, Watanabe K, Kitamura K, Yao W, Cobden DH, Xu X (2014) Electrically tunable excitonic light-emitting diodes based on monolayer WSe₂ P-N junctions. *Nat Nanotechnol* 9:268–272
19. Splendiani A, Sun L, Zhang Y, Li T, Kim J, Chim CY, Galli G, Wang F (2010) Emerging photoluminescence in monolayer MoS₂. *Nano Lett* 10:1271–1275
20. Beechem T, Graham S (2008) Temperature and doping dependence of phonon lifetimes and decay pathways in GaN. *J Appl Phys* 103:093507
21. Bandyopadhyay AS, Biswas C, Kaul AB (2020) Light-matter interactions in two dimensional layered WSe₂ for gauging evolution of phonon dynamics. *Belstein J Nanotechnol* 11:782–797
22. Schroder D (1998) *Semiconductor material and device characterization*, 2nd edn. Wiley, Toronto
23. Hussain I, Soomro MY, Bano N, Nur O, Willander M (2012) Interface trap characterization and electrical properties of Au-ZnO nanorod Schottky diodes by conductance and capacitance methods. *J Appl Phys* 112:064506
24. Kim Y, Kim AR, Yang JH, Chang KE, Kwon JD, Choi SY, Park J, Lee KE, Kim DH, Choi SM, Lee KH, Lee BH, Hahm MG, Cho B (2016) Alloyed 2D metal-semiconductor heterojunctions: origin of interface states reduction and Schottky barrier lowering. *Nano Lett* 16:5928–5933