Chapter 7 Advanced Multiphasing: Pushing the Limits of Fully Integrated Switched-Capacitor Converters

Nicolas Butzen and Michiel Steyaert

7.1 Introduction

Over the past decades, fully integrated power management has received a lot of attention in the literature [\[1\]](#page-13-0). For low-power internet-of-things (IoT), sensor nodes potentially combined with energy scavenging, the reduced PCB footprint, system height, and reduction of the number of external passives that monolithic power converters provide can have a tremendous effect on the total system size and cost. On the other end, the transportation of energy onto higher power systems-on-achip (SoCs) has become an effective bottleneck to these systems' performance. A bottleneck that could be solved using DC–DC converters that are integrated together with the load onto the same die, as illustrated in Fig. [7.1.](#page-1-0) Using an external point-of-load (POL) converter, the SoC has a certain intake current which induces substantial voltage droops in the power delivery network (PDN). In order to guarantee correct operation, the load consequently has to be designed with a certain voltage margin in mind [\[2\]](#page-13-1). However, this voltage margin does lead to a higher power consumption, even when it is not needed. Moreover, thanks to the continued scaling of technology's supply voltages [\[3\]](#page-14-0), the intake current together with the voltage margins has increased making the PDN effects effectively large loss contributors [\[4\]](#page-14-1). In contrast, by shifting the POL converter on-chip, as shown in Fig. [7.1b](#page-1-0), the intake current is reduced by the converter's voltage conversion ratio (VCR), causing the voltage margins and PDN losses to be reduced by the same factor as well.

In addition, fully integrated converters are a key enabler for extensive granularization of voltage domains in today's SoCs and processors [\[5,](#page-14-2) [6\]](#page-14-3). The central idea

N. Butzen (⊠) · M. Steyaert

ESAT-MICAS KU Leuven, Heverlee, Belgium

[©] Springer Nature Switzerland AG 2020

A. Baschirotto et al. (eds.), *Next-Generation ADCs, High-Performance Power Management, and Technology Considerations for Advanced Integrated Circuits*, https://doi.org/10.1007/978-3-030-25267-0_7

is simple: if every core or functional block of a SoC would be supplied a voltage that is just high enough to fulfill its task in a given time, independent of the rest of the SoC, then a substantial amount of energy can be saved [\[7\]](#page-14-4). Depending on the workload, a processor's efficiency could be increased by as much as 21% if per-core dynamic voltage and frequency scaling (DVFS) is used [\[8\]](#page-14-5). Because this does mean that every granular block requires its own voltage domain and thus voltage regulator, realizing a high level of granularization is impractical with external converters.

By far the most popular type of POL converter is the buck converter. However, the lack of quality of integrated inductors has posed a serious problem for their full integration. To make things worse, this quality issue appears to be tied to the inductor's small size and is thus fundamental in nature [\[9\]](#page-14-6). As a result, most inductive converter designs in the literature have opted for a system-in-package (SiP) rather than a SoC approach where the inductor is not integrated on the die itself, but made out of bondwires [\[10\]](#page-14-7), extra back end of the line (BEOL) metal and/or magnetic layers [\[11\]](#page-14-8), PCB tracks [\[12\]](#page-14-9), or a surface-mount device (SMD), possibly mounted directly on the silicon [\[13\]](#page-14-10).

Switched-capacitor (SC) converters, in contrast, only need switches and capacitors, both of which are readily available in modern CMOS processes. Consequently, these converters have gained popularity as a promising candidate for full integration. Nevertheless, the monolithic context does pose its own challenges that inherently constrain the design space of fully integrated SC converters. This is portrayed in Fig. [7.2.](#page-2-0) At low-power densities, the converter's efficiency is limited by the relative size of the flying capacitor's parasitic substrate coupling, C_{BP}/C_{par} and the flying capacitance, C_{fly} , itself due to a combination of charge-sharing losses in the flying capacitors and parasitic coupling, or bottom-plate (BP), losses [\[14,](#page-14-11) [15\]](#page-14-12). For increasingly large output powers, a clear efficiency-power-density trade-off becomes apparent due to power transistor losses gaining in importance. Here, it is

Fig. 7.2 Effect of advanced multiphasing on the monolithic SC converter design space

the ratio of the transistor $Q_{on}R_{on}$ and C_{fly} density that is the dominant factor [\[14\]](#page-14-11). Unfortunately, due to the planar nature of modern technology nodes, the parasitic coupling is relatively large while the flying capacitance density per unit area is small compared to external components. Thus, both at low- and high-power densities the design space is much more constrained compared with SC converters using external components.

Moreover, SC converters also have a topological issue: Due to the fact that charging capacitors with a voltage source or other capacitors inherently leads to charge-sharing losses, SC topologies have traditionally been designed to minimize the voltage swing across their capacitors' terminals [\[16\]](#page-14-13). With the capacitor voltages consequently being approximately constant over a full converter period, a SC converter topology has a fixed ideal voltage conversion ratio (iVCR) at which it could theoretically achieve 100% efficiency. At smaller VCRs, say when the output voltage is reduced, the efficiency drops rapidly. While multiple topologies can be combined together in a gearbox converter [\[17–](#page-14-14)[23\]](#page-15-0), this does require a lot of additional transistors to maintain a high efficiency over a wide voltage range, increases the system complexity, and ultimately reduces the efficiency and powerdensity for the full VCR range [\[24\]](#page-15-1).

Multiphasing or interleaving is a popular technique in the literature where a converter is split into several converter cores that run in parallel but out of phase of each other to reduce the output voltage ripple [\[25,](#page-15-2) [26\]](#page-15-3). Especially in the monolithic context, where both capacitors and transistors can rather easily be split into smaller parts and where the achievable frequencies are much larger than required for a power converter, multiphasing can be implemented with very low overhead. With advanced multiphasing (AM), these out-of-phase cores are used as a resource: by having them interact with each other, the typical two-phase converter can be transformed to have many more distinct converter phases. These additional phases can then be used to boost the converter's performance or even to unlock fundamentally new types of SC converters.

This chapter is organized as follows. Section [7.2](#page-3-0) introduces a first technique that focuses on the reduction of parasitic coupling losses in a SC converter. After, Sect. [7.3](#page-6-0) focuses on improving the effective capacitance density on-chip, and Sect. [7.4](#page-9-0) demonstrates a SC topology with a continuously scalable conversion ratio. Finally, Sect. [7.5](#page-13-2) highlights the main conclusions of this chapter in a brief summary.

7.2 Scalable Parasitic Charge Redistribution

Figure [7.3a](#page-3-1) shows the main working principle of a two-phase SC converter that uses multiphasing from the point of view of its capacitor's bottom-plate node, V_{BP} .

Fig. 7.3 Bottom-plate voltage, V_{BP} , versus phase diagram of (a) a regular multiphasing converter with 8 cores, and (**b**) a converter using SPCR with 3 charge redistribution steps. Each labeled circle represents a different converter core. Arrows represent actions during phase transition

It can be appreciated that each core can either be in a high or low voltage state, corresponding to V_H and V_L , respectively. At each switching event, the two cores that have been in the high/low state the longest transition to the next state by fully charging/discharging their V_{BP} to V_H/V_L . In the charging case, V_H needs to supply an amount of charge equal to the voltage difference between both states and the size of the parasitic coupling on the BP node.

Scalable parasitic charge redistribution (SPCR) introduces a dedicated BP charging and a dedicated BP discharging state [\[15,](#page-14-12) [27\]](#page-15-4). Instead of transitioning from a high state directly to a low state, cores will first enter the dedicated BP discharging state. Similarly, a core will go through the BP charging state when going from the low to the high state. Figure [7.3b](#page-3-1) illustrates an example SC converter using SPCR. Cores that are neither in the regular high nor in the regular low state are instead in the BP charging or discharging state. Here, all the regular power transistors are non-conducting and the core itself can only be at a set number of intermediate levels, chosen during design time. At every clock edge, each BP charging core is paired up with the BP discharging core which is in the closest, yet higher intermediate level. By shorting the BP nodes of each pair, their *V*_{BP}'s average out by transferring charge from the BP discharging to the BP charging core. This is called a charge redistribution step (CRS) and results in all paired BP charging cores going up, and all paired BP discharging cores going down one intermediate level. BP charging/discharging cores which are already at the highest/lowest intermediate level, and can consequently pair up no more, are instead pulled up/down to the high/low state. Furthermore, to keep this process going, every two phases, the two cores that have been in the high/low state for the longest time, are transferred to the BP discharging/charging state. The end result is that the low to high transition is now completed approximately adiabatically using a fixed number of CRS equal to the number of intermediate levels and that V_H only needs to supply enough charge to pull the core up to the high state, which is in general $(CRS + 1)$ times lower than the charge without SPCR. The BP losses are consequently also reduced by the same factor.

Ultimately, the losses associated with the parasitic coupling are thus reduced in a scalable manner. Considering the fact that these losses are one of the determining factors of the maximum obtainable converter efficiency on-chip [\[14\]](#page-14-11), the efficiency of a SC converter can be substantially improved. For larger values of CRS, though, the extra transistors that enable the charge redistribution steps to take place do add significant additional losses such as leakage that cause a new efficiency ceiling to emerge [\[15\]](#page-14-12). Regardless, this new ceiling is generally substantially higher compared with the situation without SPCR, depending on the ratio of the parasitic coupling to the flying capacitance, and on how leaky the transistors are. To verify the obtainable efficiencies of the SPCR technique, a fully integrated 2:1 SC converter was designed in a 40 nm process using 16 cores and 9 CRS, thus reducing the parasitic coupling losses tenfold. A system overview of the converter is shown in Fig. [7.4.](#page-5-0) Rather than connecting the cores' BP nodes directly with each other, they connect through a charge redistribution bus (CRB). Furthermore, the bus they use depends on their resulting intermediate voltage level after their *V*_{BP}'s average out. The end result is

Fig. 7.4 System overview of a converter implementing SPCR, showing the controller and transistor-level implementation of the converter cores

that significantly less area overhead is needed and that the voltage swing on each CRB is approximately zero, effectively making them DC voltage rails. The CRBs can also be used to power low-power circuitry within the converter itself [\[28,](#page-15-5) [29\]](#page-15-6), and do not require any additional start-up circuitry to converge to their DC levels: Using the regular control signals, the CRBs naturally spread evenly over the full BP node swing.

From a conceptual point of view, the CRBs also greatly facilitate the design and implementation of this technique. A core simply needs to connect to these CRBs in a certain order when charging its BP node, and in the opposite order when discharging. The number of CRBs further determines the number of CRS and subsequently by how much the parasitic coupling losses are reduced. At the converter level, there need to be enough out-of-phase cores given the number of CRBs to make sure every time a core connects to a CRB, there is another core to exchange charge with.

The bottom line is that, thanks to the presented AM technique, the realized converter achieves a higher efficiency than any other fully integrated SC regulator, including those using deep-trench capacitors which have much smaller parasitic

coupling but require extra masks [\[30,](#page-15-7) [31\]](#page-15-8). To this day, the achieved efficiency of 94.6% is still the highest converter efficiency demonstrated entirely on-chip.

7.3 Stage Outphasing and Multiphase Soft-Charging

Despite the success of SPCR in improving the efficiency of SC converters, its effect is reduced at higher power densities. This is simply because the parasitic coupling losses themselves are less important here. In contrast, stage outphasing (SO) and multiphase soft-charging (MSC) are two techniques that aim to improve the effective capacitance density by reducing the charge-sharing losses of the flying capacitors, thereby also having an impact at high-power densities. Although said techniques can be used for many topologies [\[32\]](#page-15-9), they are demonstrated here using the Dickson converter $[16]$.

In a regular *N*:1 Dickson converter, there are a total of $N - 1$ stages. If V_{out} is close to the technology's supply voltage, the top-side switches are usually implemented as two stacked transistors to avoid using less-efficient I/O devices. This also leads to the creation of intermediate nodes (*k*), which are topologically speaking DC nodes and can be used as voltage rails. These intermediate nodes always connect a discharging flying capacitor of a stage to a charging flying capacitor of the next stage, also portrayed in Fig. [7.5.](#page-6-1)

Note that this situation is very similar to the discharging/charging of the parasitic coupling if SPCR is used with just one CRB. Recall that with SPCR, the number of CRBs can be scaled freely, and as long as the charging and discharging capacitors connect with the CRBs in opposite order, they will spread evenly over the full range, leading to the approximate adiabatic (dis)charging of the parasitic coupling. This is also the essence of the first technique, multiphase soft-charging, shown in Fig. [7.6:](#page-7-0) simply by splitting the intermediate node (k) up into multiple nodes $(k,1)$ to $(k,$ *M*) and having the charging and discharging flying capacitors connect to these in opposite order, they will spread evenly. Of course, this is assuming that the stages

Fig. 7.5 Charge transfer between two adjacent stages of a regular Dickson converter. C_k and C_{k+1} are the flying capacitances of stages k and $k + 1$, respectively, q is the transferred charge

Fig. 7.6 Application of multiphase soft-charging to a Dickson converter with factor *M*. (**a**) a schematic overview, (**b**) the charge transfers of two adjacent stages

themselves are split up into a sufficient number of out-of-phase cores. The resulting step-wise (dis)charging reduces the charge-sharing losses by the number of steps, *M*, which is fully equivalent to increasing the effective capacitance density by the same factor. In other words, the effective capacitance density can be scaled freely by spreading the charge transfers between the flying capacitors out over multiple steps in what we call soft-charging. To achieve this, however, extra power transistors need to be added that connect the capacitors to the many intermediate nodes, which

Fig. 7.7 Application of stage outphasing to a Dickson converter

will increase the total transistor-related losses. In the end, the balancing between the increase of these losses with the reduction of the charge-sharing losses will determine the optimal number of *M* and the overall efficiency improvement.

Stage outphasing is a second technique where adjacent stages are put out of phase with each other to, surprisingly, achieve the same effect as MSC with $M = 2$. Figure [7.7](#page-8-0) illustrates this. Here, the discharging flying capacitor that was already connected to the intermediate node connects to the flying capacitor that has not been charged yet. In other words, the capacitor in its second discharging phase connects to the capacitor in its first charging phase. Similarly, when the converter switches again, the capacitor in the second charging phase will connect to another capacitor in its first discharging phase. In some way, the intermediate node (*k*) thus acts as two nodes through which the charging and discharging capacitors connect in opposite order. Unlike with MSC, though, no additional transistors have to be added, and the gain of SO consequently comes with no real cost.

Now, for a full converter there will be charge transfers that are between a capacitor and a combination of converter terminals. Because the voltage difference across these terminals is considered to be DC, these charge transfers cannot be softcharged. Nevertheless, the Dickson converter only has two such transfers, regardless of the number of stages, which makes the use of MSC and SO more impactful as the number of stages and the VCR increases. Using a combination of SO and MSC, a fully integrated SC 3:1 DC–DC converter was made that has a 60% higher effective capacitance density $[33, 34]$ $[33, 34]$ $[33, 34]$. It is in part, thanks to these techniques, that said converter obtained 82% efficiency at a power-density of 1.1 W/mm²

in measurements, which corresponds to $3 \times$ lower losses compared with similar power-density designs, or close to $30 \times$ higher power-density compared with similar efficiency designs in the literature.

7.4 Continuously Scalable Conversion Ratio

For the past decades, SC converters have been designed such that the voltage swing across their flying capacitors' terminals is minimized as shown in Fig. [7.8a](#page-10-0), because this was considered the only way to minimize the charge-sharing losses and to obtain a high efficiency converter. Unfortunately, because the amount of charge that is transferred is proportionate to the capacitor voltage swing, this means that the output charge per cycle of these converters is minimized as well. If a higher output charge per cycle is required, the converter can only obey by increasing the voltage swing and thus lowering the efficiency, which also lowers the VCR. Consequently, a conventional SC converter's VCR, efficiency, and output charge per cycle are closely linked.

With the introduction of advanced multiphasing, however, we showed that charge-sharing losses can also be reduced by spreading the (dis)charging of flying capacitors out over multiple steps, over multiple phases. Consequently, rather than minimizing the voltage swing of the flying capacitors, and thus the output charge of the converter, the efficiency of the converter can instead be improved using soft-charging regardless of the capacitors' voltage swing. This offers the exciting opportunity to make switched-capacitor converters with large capacitor voltage swings that are soft-charged for high efficiency, as illustrated in Fig. [7.8b](#page-10-0).

To arrive at such a converter, first a set of phases is chosen that maximizes the voltage swing on the flying capacitor while simultaneously taking into account that the transition from each phase to the next should lead to charge being transferred to and from the right converter terminals. In an efficient step-down converter, for example, charge should be transferred from the input and ground terminals to the output terminal. Figure [7.9](#page-11-0) portrays such a set of phases, which we refer to as cornerstone phases. For a more detailed explanation on how to derive this set, the authors refer to [\[32,](#page-15-9) [35\]](#page-15-12). From these cornerstone phases, soft-charging can be implemented similarly to other AM techniques, by adding intermediate nodes through which charging and discharging capacitors can connect. Here, two sets of nodes are added for the top and bottom nodes of the flying capacitor, shown in Fig. [7.10.](#page-11-1) Because the charging and discharging capacitors connect to these nodes in opposite order, these nodes spread out between V_{in} and V_{out} , and V_{out} and V_{ss} , respectively.

Because the capacitor voltage does not stay approximately constant over a full clock cycle, this topology cannot be modeled using an ideal transformer with a finite

Fig. 7.8 High level concept of (**a**) a conventional two-phase switched-capacitor converter, and (**b**) a large capacitor voltage-swing switched-capacitor converter

Fig. 7.10 Voltage versus phase diagram of the presented topology

output impedance like regular SC converters can [\[36,](#page-15-13) [37\]](#page-15-14). Instead, it can be shown that this particular topology behaves like a gyrator [\[32\]](#page-15-9). That is, its output current is mostly proportionate to the input voltage, and not the output voltage. Thus, with constant input voltage, the output charge per cycle is mostly independent from the conversion ratio. At the same time, the input charge per cycle scales linearly with the output voltage. Figure [7.11](#page-12-0) compares the theoretical efficiency of this topology to a regular SC converter, and demonstrates that, as the number of intermediate nodes increases, the converter tends towards an ideal gyrator which is lossless regardless of the VCR, both step-up and step-down.

The topology is realized in a 28 nm technology using 32 intermediate nodes at both the top and bottom side [\[38\]](#page-15-15). The micrograph of this design is shown in Fig. [7.12,](#page-12-1) while the measured efficiency is portrayed in Fig. [7.13](#page-13-3) for an input voltage of 2 V. It can be appreciated that the latter demonstrates the gyrator behavior of the

Fig. 7.11 Efficiency of presented topology for different number of top- and bottom-side softcharging phases, *M* and *N*, compared with a regular 2:1 and 3:1 SC converter

Fig. 7.12 Micrograph of the monolithic SC converter using a continuously scalable-conversionratio topology

topology and that the converter maintains an efficiency of more than 80% over a continuous VCR range of 0.85, which is substantially higher than designs using regular SC gearbox converters in the literature [\[17,](#page-14-14) [18,](#page-14-15) [23\]](#page-15-0). In addition, this design achieves a peak efficiency of 93%.

Fig. 7.13 Measured efficiency versus output voltage of the presented converter at a fixed clock frequency

7.5 Conclusions

This chapter touched upon the main factors that have sparked the interest in monolithic power conversion and why switched-capacitor converters in particular make an excellent candidate. The large parasitic coupling to the substrate, the limited capacitor density on-chip, and the inherent constrained conversion ratio range were presented as challenges to the widespread adoption of this type of converter. With advanced multiphasing, multiple out-of-phase converter cores interact with each other to arrive at a switched-capacitor converter with more than the typical two phases that in the end has more capabilities and/or better performance. Several advanced multiphasing techniques were discussed that focus on both highand low-power densities, and even allow for a new type of switched-capacitor converter which has a continuously scalable conversion ratio. Measurement results demonstrated the working principles of these techniques and showed the great potential of advanced multiphasing in pushing the limits of fully integrated power conversion further.

References

- 1. M. Steyaert, N. Butzen, H. Meyvaert, A. Sarafianos, P. Callemeyn, T. Van Breussegem, M. Wens, DCDC Performance Survey, [http://homes.esat.kuleuven.be/~steyaert/DCDC_](http://homes.esat.kuleuven.be/~steyaert/DCDC_Survey/DCDC_PS.html) [Survey/DCDC_PS.html](http://homes.esat.kuleuven.be/~steyaert/DCDC_Survey/DCDC_PS.html)
- 2. L. Chang, D.J. Frank, R.K. Montoye, S.J. Koester, B.L. Ji, P.W. Coteus, R.H. Dennard, W. Haensch, Practical strategies for power-efficient computing technologies. Proc. IEEE **98**(2), 215–236 (2010)
- 3. ITRS, ITRS Reports (2015), <http://www.itrs2.net/itrs-reports.html>
- 4. F. Carobolante, Power supply on chip: from R&D to commercial products, in *International Workshop on Power Supply on Chip* (2014)
- 5. M. Steyaert, T. Van Breussegem, H. Meyvaert, P. Callemeyn, M. Wens, DC-DC converters: from discrete towards fully integrated CMOS, in *2011 Proceedings of the ESSCIRC (ESSCIRC)* (IEEE, Piscataway, 2011), pp. 42–49
- 6. T.M.V. Breussegem, M.S.J. Steyaert, Monolithic capacitive DC-DC converter with single boundary-multiphase control and voltage domain stacking in 90 nm CMOS. IEEE J. Solid-State Circuits **46**(7), 1715–1727 (2011)
- 7. T. Andersen, F. Krismer, J. Kolar, T. Toifl, C. Menolfi, L. Kull, T. Morf, M. Kossel, M. Brändli, P.A. Francese, A 10 W on-chip switched capacitor voltage regulator with feedforward regulation capability for granular microprocessor power delivery. IEEE Trans. Power Electron. **32**(1), 378–393 (2017)
- 8. W. Kim, M.S. Gupta, G.Y. Wei, D. Brooks, System level analysis of fast, per-core DVFS using on-chip switching regulators, in *IEEE 14th International Symposium on High Performance Computer Architecture, 2008. HPCA 2008* (2008, IEEE, Piscataway), pp. 123–134.
- 9. C.R. Sullivan, B.A. Reese, A.L.F. Stein, P.A. Kyaw, On size and magnetics: why small efficient power inductors are rare, in *2016 International Symposium on 3D Power Electronics Integration and Manufacturing (3D-PEIM)* (IEEE, Piscataway, 2016), pp. 1–23.
- 10. M. Wens, K. Cornelissens, M. Steyaert, A fully-integrated 0.18 um CMOS DC-DC step-up converter, using a bondwire spiral inductor, in *ESSCIRC 2007 - 33rd European Solid-State Circuits Conference* (IEEE, Piscataway, 2007), pp. 268–271
- 11. N. Kurd, M. Chowdhury, E. Burton, T.P. Thomas, C. Mozak, B. Boswell, P. Mosalikanti, M. Neidengard, A. Deval, A. Khanna, N. Chowdhury, R. Rajwar, T.M. Wilson, R. Kumar, Haswell: a family of IA 22 nm processors. IEEE J. Solid-State Circuits **50**(1), 49–58 (2015)
- 12. C. Schaef, J.T. Stauth, A 3-phase resonant switched capacitor converter delivering 7.7 W at 85% efficiency using 1.1 nH PCB trace inductors. IEEE J. Solid-State Circuits **50**(12), 2861– 2869 (2015)
- 13. C. Schaef, E. Din, J.T. Stauth, A hybrid switched-capacitor battery management IC with embedded diagnostics for series-stacked Li-Ion arrays. IEEE J. Solid-State Circuits **52**(12), 3142–3154 (2017)
- 14. H.P. Le, S.R. Sanders, E. Alon, Design techniques for fully integrated switched-capacitor DC– DC converters. IEEE J. Solid-State Circuits **46**(9), 2120–2131 (2011)
- 15. N. Butzen, M.S.J. Steyaert, Scalable parasitic charge redistribution: design of high-efficiency fully integrated switched-capacitor DC-DC converters. IEEE J. Solid-State Circuits **51**(12), 2843–2853 (2016)
- 16. J.F. Dickson, On-chip high-voltage generation in mnos integrated circuits using an improved voltage multiplier technique. IEEE J. Solid-State Circuits **11**(3), 374–378 (1976)
- 17. D. El-Damak, S. Bandyopadhyay, A.P. Chandrakasan, A 93% efficiency reconfigurable switched-capacitor DC-DC converter using on-chip ferroelectric capacitors, in *2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC)* (IEEE, Piscataway, 2013), pp. 374–375
- 18. W. Jung, D. Sylvester, D. Blaauw, A rational-conversion-ratio switched-capacitor DC-DC converter using negative-output feedback, in *2016 IEEE International Solid-State Circuits Conference (ISSCC)* (2016), pp. 218–219
- 19. L.G. Salem, P.P. Mercier, An 85%-efficiency fully integrated 15-ratio recursive switchedcapacitor DC-DC converter with 0.1-to-2.2V output voltage range, in *2014 IEEE International, Solid-State Circuits Conference Digest of Technical Papers (ISSCC)* (IEEE, Piscataway, 2014), pp. 88–89
- 20. A. Sarafianos, M. Steyaert, Fully integrated wide input voltage range capacitive DC-DC converters: the folding Dickson converter. IEEE J. Solid-State Circuits **50**(7), 1560–1570 (2015)
- 21. S. Bang, A. Wang, B. Giridhar, D. Blaauw, D. Sylvester, A fully integrated successiveapproximation switched-capacitor DC-DC converter with 31mV output voltage resolution, in

2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers (IEEE, Piscataway, 2013), pp. 370–371

- 22. Y.T. Lin, W.H. Yang, Y.S. Ma, Y.J. Lai, H.W. Chen, K.H. Chen, C.L. Wey, Y.H. Lin, J.R. Lin, T.Y. Tsai, Unsymmetrical parallel switched-capacitor (UP-SC) regulator with fast searching optimum ratio technique, in *ESSCIRC 2017 - 43rd IEEE European Solid State Circuits Conference* (IEEE, Piscataway, 2017), pp. 287–290
- 23. Y. Jiang, M.K. Law, P.I. Mak, R.P. Martins, A 0.22-to-2.4V-input fine-grained fully integrated rational buck-boost SC DC-DC converter using algorithmic voltage-feed-in (AVFI) topology achieving 84.1% peak efficiency at 13.2mW/mm2, in *2018 IEEE International Solid - State Circuits Conference - (ISSCC)* (IEEE, Piscataway, 2018), pp. 422–424
- 24. C. Schaef, J.S. Rentmeister, J. Stauth, Multimode operation of resonant and hybrid switchedcapacitor topologies. IEEE Trans. Power Electron. **33**(12), 10512–10523 (2018)
- 25. T. Van Breussegem, M. Steyaert, A fully integrated gearbox capacitive DC/DC-converter in 90nm CMOS: optimization, control and measurements, in *2010 IEEE 12th Workshop on Control and Modeling for Power Electronics (COMPEL)* (IEEE, Piscataway, 2010), pp. 1–5
- 26. G.V. Piqué, A 41-phase switched-capacitor power converter with 3.8mV output ripple and 81% efficiency in baseline 90nm CMOS, in *2012 IEEE International Solid-State Circuits Conference* (IEEE, Piscataway, 2012), pp. 98–100
- 27. N. Butzen, M. Steyaert, A 94.6%-efficiency fully integrated switched-capacitor DC-DC converter in baseline 40nm CMOS using scalable parasitic charge redistribution, in *2016 IEEE International Solid-State Circuits Conference (ISSCC)* (IEEE, Piscataway, 2016), pp. 220–221
- 28. N. Butzen, M. Steyaert, MIMO switched-capacitor converter using only parasitic capacitance with scalable parasitic charge redistribution, in *ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference* (2016), pp. 445–448
- 29. N. Butzen, M.S.J. Steyaert, MIMO switched-capacitor DC-DC converters using only parasitic capacitances through scalable parasitic charge redistribution. IEEE J. Solid-State Circuits **52**(7), 1814–1824 (2017)
- 30. L. Chang, R.K. Montoye, B.L. Ji, A.J. Weger, K.G. Stawiasz, R.H. Dennard, A fully-integrated switched-capacitor 2:1 voltage converter with regulation capability and 90%, in *2010 IEEE Symposium on VLSI Circuits (VLSIC)* (IEEE, Piscataway, 2010), pp. 55–56
- 31. T.M. Andersen, F. Krismer, J.W. Kolar, T. Toifl, C. Menolfi, L. Kull, T. Morf, M. Kossel, M. Bråndii, P.A. Francese, A feedforward controlled on-chip switched-capacitor voltage regulator delivering 10W in 32nm SOI CMOS, in *2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers* (IEEE, Piscataway, 2015), pp. 1–3
- 32. N. Butzen, Fully integrated advanced multiphasing switched-capacitor DC-DC converters, Ph.D. dissertation, KU Leuven, 2018
- 33. N. Butzen, M. Steyaert, A 1.1W/mm2-power-density 82%-efficiency fully integrated 3:1 switched-capacitor DC-DC converter in baseline 28nm CMOS using stage outphasing and multiphase soft-charging, in *2017 IEEE International Solid-State Circuits Conference (ISSCC)* (IEEE, Piscataway, 2017), pp. 178–179
- 34. N. Butzen, M.S.J. Steyaert, Design of soft-charging switched-capacitor DC-DC converters using stage outphasing and multiphase soft-charging. IEEE J. Solid-State Circuits **52**(12), 3132–3141 (2017)
- 35. N. Butzen, M. Steyaert, Design of single-topology continuously scalable-conversion-ratio switched-capacitor dc-dc converters. IEEE J. Solid-State Circuits **54**(4), 1039–1047 (2019)
- 36. M.D. Seeman, A design methodology for switched-capacitor DC-DC converters, Ph.D. dissertation, EECS Department, University of California, Berkeley, 2009, [http://www.eecs.](http://www.eecs.berkeley.edu/Pubs/TechRpts/2009/EECS-2009-78.html) [berkeley.edu/Pubs/TechRpts/2009/EECS-2009-78.html](http://www.eecs.berkeley.edu/Pubs/TechRpts/2009/EECS-2009-78.html)
- 37. M.S. Makowski, D. Maksimovic, Performance limits of switched-capacitor DC-DC converters, in *Power Electronics Specialists Conference, 1995. PESC '95 Record, 26th Annual IEEE*, vol. 2 (IEEE, Piscataway, 1995), pp. 1215–1221
- 38. N. Butzen, M. Steyaert, A single-topology continuously-scalable-conversion-ratio fully integrated switched-capacitor DC-DC converter with 0–2.22V output and 93% peak-efficiency, in *2018 Symposium on VLSI Circuits* (IEEE, Piscataway, 2018), pp. 103–104