# **Chapter 7 Automated Deployment of Software Encoding Countermeasure**



**Jakub Breier and Xiaolu Hou**

# **7.1 Introduction**

As it was shown before [\[15\]](#page-21-0), fault countermeasures often lower the implementation resistance against side-channel attacks. Therefore, it is necessary to consider these two classes of physical attacks together when protecting the algorithm. In this chapter, we show how to automatically construct a code-based countermeasure that significantly reduces the success of a fault injection attack while keeping low information leakage via side-channels.

There are two main countermeasure classes to protect implementations against side-channel attacks. *Masking* [\[9\]](#page-21-1) is a software-level countermeasure which tries to "mask" the relationship between the intermediate values and power leakage. *Hiding* [\[20\]](#page-21-2) tries to reduce the signal and increase noise by utilizing various techniques—it "hides" the operations performed by the device. While masking can make fault attacks more challenging, it does not help to prevent them. On the other hand, some hiding techniques, such as dual-rail precharge logic (DPL), help in preventing fault attacks by detecting faults [\[18\]](#page-21-3).

In 2011, DPL was extended to software by Hoogvorst et al. [\[10\]](#page-21-4), by using balanced encoding schemes. Since then, there were several other proposals

J. Breier

 $X.$  Hou  $(\boxtimes)$ Acronis, Singapore, Singapore e-mail: [ho0001lu@e.ntu.edu.sg](mailto:ho0001lu@e.ntu.edu.sg)

This research was conducted when author "J. Breier" was with Temasek Laboratories, NTU. This research was conducted when author "X. Hou" was with Nanyang Technological University.

Underwriters Laboratories, Singapore, Singapore e-mail: [jbreier@jbreier.com](mailto:jbreier@jbreier.com)

<sup>©</sup> Springer Nature Switzerland AG 2019 J. Breier et al. (eds.), *Automated Methods in Cryptographic Fault Analysis*, [https://doi.org/10.1007/978-3-030-11333-9\\_7](https://doi.org/10.1007/978-3-030-11333-9_7)

[\[6,](#page-21-5) [13,](#page-21-6) [14,](#page-21-7) [19\]](#page-21-8), all of them using various coding techniques to prevent side-channel leakage. However, it was shown that unlike hardware DPL representation, its software counterpart is not fault resistant by default [\[4\]](#page-20-0). Therefore, to prevent both attack techniques, it is necessary to design the coding scheme from the beginning with this goal in mind.

In this chapter, we focus on approach presented in  $[2]$ . We first explain the theoretical background necessary for designing software hiding countermeasures that are resistant to both side-channel and fault attacks. We provide an algorithm to automatically find optimal codes for various code distances and number of codewords with given code length. We also provide evaluation of the codes—by using detection and correction probabilities and by an automated fault simulator. This simulation is done by using a general-purpose microcontroller implementation and an instruction set simulator that is capable of injecting different fault models into any instruction of the code. Our evaluation shows that the codes generated by our algorithm provide a high security level with respect to both side-channel and fault attacks.

The rest of the chapter is organized as follows: Section [7.2](#page-1-0) provides an overview of the related work in this field, together with necessary background on coding theory. Section [7.3](#page-4-0) defines the properties of codes with respect to fault attacks. Section [7.4](#page-9-0) details our algorithm and provides estimated and simulated results on chosen codes. These results are further discussed in Sect. [7.5.](#page-14-0) Finally, Sect. [7.6](#page-16-0) summarizes this chapter.

### <span id="page-1-0"></span>**7.2 General Background**

In this section we provide a necessary background on software encoding-based side-channel countermeasures and on coding theory necessary for developing a combined countermeasure. Section [7.2.1](#page-1-1) overviews the related work in the field. Section [7.2.2](#page-3-0) provides basic definitions that are used later in this chapter.

### <span id="page-1-1"></span>*7.2.1 Related Work*

After the paper by Hoogvorst et al. [\[10\]](#page-21-4), who presented a method to extend the DPL to software implementations, several works were published in the area of software hiding schemes.

Rauzy et al. [\[14\]](#page-21-7) developed a scheme that encodes the data by using bit-slicing, where only one bit of information is processed at a time. They claim that this kind of protection is 250 times more resistant to power analysis attacks compared to the unprotected implementation, while being 3 times slower. For testing, they used PRESENT cipher, running on an 8-bit microcontroller.

Chen et al. [\[6\]](#page-21-5) proposed an encoding scheme that adds a complementary bit to each bit of the processed data, resulting in a constant Hamming weight code. Their countermeasure was implemented on a Prince cipher, using an 8-bit microcontroller.

Servant et al. [\[19\]](#page-21-8) introduced a constant weight implementation for AES, by using a (3,6) code. To improve the performance, they split 8-bit variables into two 4 bit words and encode them separately. This implementation was also capable of detecting faults with 93.75% probability. Their implementation used a 16-bit microcontroller.

Maghrebi et al. [\[13\]](#page-21-6) proposed an encoding scheme that differs from the previous proposals. For their case, they did not assume the Hamming weight leakage model for register bits; therefore, they concluded that balanced codes might not be the optimal ones to use generally. In their method, they first obtain the profile of a device to get a vector of register bit leakages. Then they estimate leakage values for each codeword and build a code by using codewords with the lowest leakage. Their algorithm selects the optimal code by ranking the codes based on the difference in power consumption between the codewords and on the power consumption variance. Our algorithm extends this idea by adding the variance of register bits in order to achieve better leakage characteristics and by adding conditions for error detection and correction.

In general, none of the previous schemes has been designed for fault resistance. Schemes proposed in [\[6,](#page-21-5) [14\]](#page-21-7) have been analyzed with respect to fault attacks by Breier et al. [\[4\]](#page-20-0), concluding that without additional modifications to assembly code, the probability of a successful fault attack is non-negligible. Therefore, in this chapter we focus on design and automated generation of fault tolerant and sidechannel resistant coding schemes.

When it comes to combined countermeasures, in [\[17\]](#page-21-9), Schneider et al. proposed a hardware countermeasure based on combining threshold implementation with linear codes. As stated in the paper, their proposal is not considered for software targets. In the execution process, there are multiple checking steps that protect the implementation against faults. However, in software, it would be easy to overcome such checks by multiple fault injections [\[21\]](#page-21-10). Also, it would be possible to inject faults that are impossible with hardware implementations, such as instruction skips [\[3\]](#page-20-2).

This chapter provides the reader with the following information:

- We specify theoretical bounds for encoding schemes with respect to fault attacks that are necessary to be taken into account when designing a fault resistant scheme.
- We show how to automatically design a code that is capable of protecting the implementation against side-channel and fault attacks and we show trade-offs between these two resistances.
- We adopt the ranking algorithm proposed in [\[13\]](#page-21-6) and show how to improve it for constructing side-channel resistant codes with better properties—by ranking the codes according to the codeword with the highest leakage, and by calculating

the register bit variance. We add the conditions for selecting the codes with the desired error-detection/correction capabilities in an automated way.

• We analyze the codes constructed by the code generation algorithm—we calculate leakages, fault detection, and correction probabilities, and we simulate the assembly code implementing the codes on a general-purpose microcontroller.

### <span id="page-3-0"></span>*7.2.2 Coding Theory Background*

<sup>A</sup> *binary code*, denoted by <sup>C</sup>, is a subset of the <sup>n</sup>-dimensional vector space over  $\mathbb{F}_2$ - $\mathbb{F}_2^n$ , where *n* is called the *length* of the code *C*. Each element  $c \in C$  is called a *codeword* in C and each element  $x \in \mathbb{F}_2^n$  is called a *word* [\[11,](#page-21-11) p. 6]. Take two codewords  $c, c' \in C$ , the *Hamming distance* between  $c$  and  $c'$ , denoted by dis  $(c, c')$ , is defined to be the number of places at which  $c$  and  $c'$  differ [\[11,](#page-21-11) p. 9]. More precisely, if  $\mathbf{c} = c_1 c_2 \dots c_n$  and  $\mathbf{c}' = c'_1 c'_2 \dots c'_n$ , then

dis 
$$
(c, c') = \sum_{i=1}^{n} dis (c_i, c'_i),
$$

where  $c_i$  and  $c'_i$  are treated as binary words of length 1 and hence

$$
\operatorname{dis}(c_i, c'_i) = \begin{cases} 1 & \text{if } c_i \neq c'_i \\ 0 & \text{if } c_i = c'_i \end{cases}.
$$

Furthermore, for a binary code <sup>C</sup>, the *(minimum) distance* of <sup>C</sup>, denoted by dis(C), is [\[11,](#page-21-11) p. 11]

dis (C) = min{dis 
$$
(c, c')
$$
 :  $c, c' \in C, c \neq c'}$ }

**Definition 7.1 ([\[7,](#page-21-12) p. 75])** For a binary code C of length n, dis (C) = d, let  $M = |C|$ denote the number of codewords in C. Then C is called an  $(n, M, d)$ -binary code.

This minimum distance of a binary code is closely related to the error-detection and error-correction capabilities of C.

**Definition 7.2 ([\[11,](#page-21-11) p. 12])** Let u be a positive integer. C is said to be u-*errordetecting* if, whenever there is at least one but at most u errors that occur in a codeword in C, the resulting word is not in C.

From the definition, it is easy to prove that  $C$  is u-error-detecting if and only if dis  $(C) \geq u + 1$  [\[11,](#page-21-11) p. 12]. A common decoding method that is used is *nearest neighbor decoding*, which decodes a word  $x \in \mathbb{F}_2^n$  to the codeword  $c_x$  such that

<span id="page-3-1"></span>
$$
\text{dis}\left(\mathbf{x},\mathbf{c}_{\mathbf{x}}\right) = \min_{\mathbf{c}\in C} \text{dis}\left(\mathbf{x},\mathbf{c}\right). \tag{7.1}
$$

When there are more codewords  $c_x$  satisfies  $(7.1)$ , the *incomplete decoding rule* requires a retransmission [\[11,](#page-21-11) p. 10].

**Definition 7.3 ([\[11,](#page-21-11) p. 13])** Let v be a positive integer. C is v-*error correcting* if minimum distance decoding with incomplete decoding rule is applied,  $\nu$  or fewer errors can be corrected.

<span id="page-4-1"></span>*Remark 7.1 C* is v-error correcting if and only if dis(C) > 2v + 1 [\[11,](#page-21-11) p. 13].

**Definition 7.4 ([\[8\]](#page-21-13))** An (n, M, d)-binary code <sup>C</sup> is called an *equidistant code* if  $\forall c, c' \in C, \text{ dis } (c, c') = \text{dis } (C).$ 

For our purpose, we will use binary code for protecting the underlying implementation.

We propose two choices of look-up tables:

- 1. Correction Table: This table will treat a word  $\mathbf{x} \in \mathbb{F}_2^n$  the same as the codeword  $c_x \in C$  which satisfies dis $(c_x, x) \leq \lfloor \frac{d-1}{2} \rfloor$ , where d is the distance of C. Note that this is equivalent to using *bounded distance decoding* [\[12,](#page-21-14) p. 36] and taking the bounded distance to be  $\lfloor \frac{d-1}{2} \rfloor$ . To use this table we require that dis (C) ≥ 3.
- 2. Detection Table: This is a normal look-up table that returns a null value when  $x \notin C$  is accessed.

We will give a theoretical criterion to measure the bit flip fault resistant capability of a binary code when it is used as an encoding countermeasure against fault injection attacks in Sect. [7.3.](#page-4-0) Afterwards we propose three coding schemes. The encoding scheme will be simulated (and implemented) and evaluated in Sect. [7.4.](#page-9-0)

Let *m* be a positive integer such that  $1 \le m \le n$ , where *n* is the code length.

**Definition 7.5** An m-*bit fault* is a fault injected in the codeword that flips exactly  $m$  bits. We assume each bit has equal probability to be flipped.

<span id="page-4-2"></span>**Definition 7.6** When the fault is analyzed, we adopt the following terminologies:

- *Corrected*: Fault is detected and corrected.
- *Null:* Fault is detected and results into zero output.
- *Invalid*: Fault is detected and results into an output that is not a codeword.
- *Valid*: Fault is not detected and fault injection is successful, *i.e.*, it results in the output of a valid but incorrect codeword.

### <span id="page-4-0"></span>**7.3 Theoretical Analysis**

In this section we will first give the theoretical analysis for the fault resistant capabilities of binary code in general. Then we propose two different coding schemes and analyze their fault resistant probabilities.

## *7.3.1 Correction Table*

**Definition 7.7** For an  $(n, M, d)$ -binary code C such that  $d > 3$ , let

$$
F_{\boldsymbol{c},m} := \left\{ \boldsymbol{x} \in \mathbb{F}_2^n : \text{dis} \left( \boldsymbol{c}, \boldsymbol{x} \right) = m \text{ and } \exists \boldsymbol{c}' \in C \text{ such that } \text{dis} \left( \boldsymbol{x}, \boldsymbol{c}' \right) \leq \left\lfloor \frac{d-1}{2} \right\rfloor \right\}.
$$

Then

<span id="page-5-0"></span>
$$
p_{m,(e)} := \begin{cases} 1 & m \leq \lfloor \frac{d-1}{2} \rfloor \\ 1 - \frac{1}{M\binom{n}{m}} \sum_{c \in C} |F_{c,m}| & m > \lfloor \frac{d-1}{2} \rfloor \end{cases}
$$
(7.2)

is called the <sup>m</sup>-*bit fault resistance probability with error correction* for <sup>C</sup>.

As mentioned earlier, when a Correction Table is used, it is equivalent to using bounded distance decoding. When  $m \leq \lfloor \frac{d-1}{2} \rfloor$  bits are flipped, by Remark [7.1,](#page-4-1) the error will be corrected and hence  $p_{m,(e)} = 1$ . When  $m > \lfloor \frac{d-1}{2} \rfloor$  bits are flipped, the fault will be valid if the resulting word is at distance at most  $\lfloor \frac{d-1}{2} \rfloor$  from any codeword. Thus by Definition [7.6,](#page-4-2)  $1 - p_{m, (e)}$  gives the theoretical probability of a *Valid* fault and the bigger the  $p_{m,(e)}$  is, the more resistant the binary code to *m*-bit fault. Furthermore, when  $m = 1$ , the fault will be corrected and most of the cases are expected to return *Corrected*.

Another interesting fault model is random fault, i.e., assuming there is an equal probability for *m*-bits fault to occur  $\forall 1 \leq m \leq n$ . Taking this into account, we define the following.

**Definition 7.8** For an  $(n, M, d)$ -binary code C such that  $d \geq 3$ , let  $p_{m,(e)}$  be its *m*-bit fault resistance probability with error for  $1 \le m \le n$ , then

$$
p_{\text{rand},(e)} := \sum_{m=1}^{n} \frac{1}{n} p_{m,(e)}
$$

is called the *overall resistance index with error correction* for C.

As suggested by the name, the bigger the  $p_{rand,(e)}$  is, the more resistant the code C is to random faults.

### *7.3.2 Detection Table*

Now we consider Detection Table.

**Definition 7.9** For an  $(n, M, d)$ -binary code C such that  $d \ge 2$ , let

$$
S_m := \sum_{\mathbf{c}\in C} |\{\mathbf{c}'\in C: \text{dis}(\mathbf{c}', \mathbf{c}) = m\}|.
$$

Then

<span id="page-6-0"></span>
$$
p_m := 1 - \frac{S_m}{M \binom{n}{m}}
$$
\n(7.3)

is called the <sup>m</sup>-*bit fault resistance probability* for <sup>C</sup>.

When an  $m$ -bit fault is injected in the codeword, if the resulting word is not a codeword then the value will be set to *Null*. The only case when the fault is valid is when after  $m$  bits are flipped, the resulting word is still a codeword. Thus by Definition [7.6,](#page-4-2)  $1 - p_m$  gives the theoretical probability of a *Valid* fault. Hence, the bigger the  $p_m$ , the better the m-fault resistance of the binary code.

*Remark 7.2* When  $m \leq d$ , no codeword is at distance m from each other and hence  $p_m = 1$ .

Note that if  $S_n = M$ , i.e., for each codeword  $c \in C$ , there exists a  $c' \in C$  such that dis  $(c, c') = n$ , then we have

$$
p_n = 1 - \frac{M}{M\binom{n}{n}} = 1 - 1 = 0.
$$

That means, for this code,  $n$ -bit fault will always be injected successfully. In view of this, we exclude these kind of codes from our selection (see Algorithm [1\)](#page-7-0). In practice, *n* and *M* are the fixed known values, from Eq. [\(7.3\)](#page-6-0), to get bigger  $p_m$  the goal of choosing the code C is to make  $S_m$  small. There are several ways of achieving this depending on the preference of the user:

- 1. For small values of m, make  $p_m = 0$ : Choose code with a bigger minimum distance d, then  $p_m$  will be 1 for more values of m. Of course, there is a limit for the minimum distance that can be achieved (see Table [7.1\)](#page-7-1). This particular scheme will be discussed in Sect. [7.3.3,](#page-8-0) where it is called Detection Scheme.
- 2. A certain  $m_0$ -bit fault resistance is desired: Choose code such that  $S_{m_0} = 0$ .
- 3. Sacrificing one  $m_0$ -bit fault resistance to achieve m-bit fault resistance for all other values of  $m \neq m_0$ : This is possible by using equidistant codes. That is, take code such that  $|S_{m_0}| = M$ . This particular scheme will be discussed in Sect. [7.3.3,](#page-8-0) where it is called Equidistant Detection Scheme.
- 4. Making all  $p_m$  almost equally large: Choose C such that  $S_m$  are similar for all  $m > d$ . Note that

$$
\sum_{m=d+1}^{n} S_m = 2M
$$

is always true.

Similar to last subsection, considering random fault, we define the following.

**Algorithm 1:** Ranking algorithm that chooses the code with the optimal leakage properties

**Input** : *n*: the codeword bit-length, *M*: number of codewords, *d*: minimum distance of the code,  $\alpha_i$ : the leakage bit weights of the register, where i in [[1, n]] **Output:** An  $(n, M, d)$  binary code **1 for** *Every set S of M words* **do**<br>**2**  $\left| \begin{array}{c} \n\textbf{for } x == 0: x < |S|: x++1 \n\end{array} \right.$ **2 for**  $x == 0$ ;  $x < |S|$ ;  $x++$  **do**<br>**3 for**  $y == x + 1$ ;  $y < |S|$ ; **3 for**  $y == x + 1$ ;  $y < |S|$ ;  $y++d\theta$ <br>**4 c**alculate the distance dis (S[x **4** Calculate the distance dis  $(S[x], S[y])$ ;<br> **if** dis  $(S[x], S[y]) < d$  (or dis  $(S[x], S[y])$ **if** dis  $(S[x], S[y]) < d$  *(or* dis  $(S[x], S[y])! = d$ *, depends on equidistance condition)* **then 6 continue with a different set** S; **7 if** dis  $(S[x], S[y]) == n$  **then**<br>**8 i** *R* distance  $+$  $n_{distance}$ ++ **9** if  $n_{distance} == n$  then<br>**10** continue with a d **10 continue with a different set** S; **11** Compute the estimated power consumption for codeword  $S[x]$  and store the result in table A:  $A[S[x]] = \sum_{i=1}^{n} \alpha_i S[x][i];$ **12** Compute the estimated variance for bit leakages in  $S[x]$  and store the result in table  $B: B[S[x]] = \sum_{i=1}^{n} ((\alpha_i S[x][i]) - \mu_{S[x]})^2;$ **13** Compute the bit with the highest bit leakage in  $S[x]$  and store the result in table  $C: C[S[x]] = max(\alpha_i S[x][i])$ ; **14** Compute the register leakage variance for codewords in S and store the result in table D:  $D[S] = \sum_{S[x]=1}^{|S|} (A[S[x]] - \mu_S)^2;$ **15** Choose the highest variance for register bit leakages for codewords in S and store the result in table  $E: E[S] = max(B);$ **16** Choose the value of the highest register bit leakage among the codewords in S and store the result in table  $F: F[S] = max(C);$ **17** Get the optimal candidate using the following criteria: 1. Choose the candidates with the lowest register variances from  $D[S]$ ; 2. From this set, choose the candidates with the lowest value of the highest leakage according to  $F[S]$ ; 3. Finally, choose from the previous set, take the candidate with the lowest bit leakage variance according to  $E[S]$ ;

<span id="page-7-0"></span>**return** M codewords in case all the conditions are met, or an empty set otherwise

<span id="page-7-1"></span>

**Definition 7.10** For an  $(n, M, d)$ -binary code C such that  $d \ge 2$ , let  $p_m$  be its m-bit fault resistance probability for  $1 \le m \le n$ , then

$$
p_{\text{rand}} := \sum_{m=1}^{n} \frac{1}{n} p_m
$$

is called the *overall resistance index* for C.

Note that the bigger the  $p_{\text{rand}}$  is, the more resistant the code C is to random faults. **Lemma 7.1** *For an* (n, M, d)*-binary code* <sup>C</sup>*, if it is equidistant, then*

<span id="page-8-1"></span>
$$
p_m = \begin{cases} 1 & m \neq d \\ 1 - \frac{M-1}{\binom{n}{d}} & m = d \end{cases}
$$
, and  $p_{\text{rand}} = 1 - \frac{M-1}{\binom{n}{d}n}$ .

### <span id="page-8-0"></span>*7.3.3 Coding Schemes*

Here we propose two different coding schemes:

- 1. Detection Scheme: Using binary code which has minimum distance at least 2.
- 2. Correction Scheme: Using binary code which has minimum distance at least 3 with error correction enabled look-up table.

Furthermore, as will be seen from the rest of this chapter, equidistant codes have different behaviors than codes that are not equidistant. Hence when equidistant codes are used, we emphasize the usage by referring to the schemes as "Equidistant detection scheme" and "Equidistant correction scheme," respectively.

We will analyze the  $m$ -bit fault resistant probability (with error) as well as overall resistance index (with error) for each of them using  $(n, M, d)$  binary codes for  $n = 8, 9, 10$  and  $M = 4, 16$ . We chose  $M = 4$  because it is easy to analyze and explain, and  $M = 16$  because it can encode one nibble of the data; therefore, it is usable in a practical scenario. To illustrate the usage of the schemes we refer the reader to Appendix 2 for calculations of the probabilities for some specific codes as examples.

First, we discuss the possible values of the minimum distance  $d$ . As is well known in coding theory, fixing the length of the code n and minimum distance d, M is upper bounded by certain value. This upper bound is tight for small values  $n$  and  $d$  and still open for a lot of other values [\[7,](#page-21-12) p. 247]. In particular, for  $n = 8, 9, 10$  and different values of  $d$  we know the exact possible values of  $M$ . In return, the possible values of d are known when n, M are fixed. In Table [7.1](#page-7-1) we list the possible minimum distances that can be achieved for  $n = 8, 9, 10$  and  $M = 4$  or 16. Note that the values are taken from  $[7, p. 247, 248]$  $[7, p. 247, 248]$  and  $[5]$ .

For equidistant binary code, we have the following constraint on d.

**Lemma 7.2** *Let* C *be an*  $(n, M, d)$  *equidistant binary code such that*  $M > 3$ *, then* d *is even.*

*Proof* Recall the *Hamming weight* of a word  $x \in \mathbb{F}_2^n$  denoted by wt(*x*) is defined to be the number of nonzero coordinates in  $x$  [\[11,](#page-21-11) p. 46]. And we have the following relation (see [\[11,](#page-21-11) Corollary 4.3.4 and Lemma 4.3.5]):

$$
wt(x) + wt(y) \equiv dis(x, y) \mod 2.
$$

Take an  $(n, M, d)$  equidistant binary code C and any three distinct codewords  $x, y, z \in C$ , we have

dis 
$$
(x, y)
$$
 + dis  $(y, z)$  + dis  $(z, x)$   $\equiv 2wt(x) + 2wt(y) + 2wt(z) \equiv 0 \mod 2$ .

Hence, d cannot be odd.

Furthermore we have  $M \leq n + 1[8]$  $M \leq n + 1[8]$ . Thus we will only consider (8, 4, 2) and (8, 4, 4) equidistant binary codes. The fact that such codes exist can be derived from [\[8\]](#page-21-13).

# <span id="page-9-0"></span>**7.4 Automated Generation and Evaluation of Codes**

In this section, we will utilize the findings stated in Sect. [7.3](#page-4-0) to design the algorithm that automatically generates codes with the optimal side-channel and fault detection properties for a given code length. First, we present the algorithm that finds the codes based on searching criteria in Sect. [7.4.1.](#page-9-1) Then we show properties of the codes that were produced by the algorithm in Sect. [7.4.2.](#page-10-0) To verify our theoretical results, we simulate fault injections into these codes, by using an automated fault simulator which will be explained in Sect. [7.4.3.](#page-11-0) Finally, we present and discuss the simulation results in Sect. [7.4.4.](#page-13-0)

### <span id="page-9-1"></span>*7.4.1 Code Generation and Ranking Algorithm*

When it comes to device leakage, it normally depends on the processed intermediate values. In [\[13\]](#page-21-6), they proposed the first encoding scheme that assumed a stochastic leakage model over the Hamming weight model. In such model, leakage is formulated as follows:

$$
T(x) = L(x) + \epsilon,\tag{7.4}
$$

where L is the leakage function mapping the deterministic intermediate value  $(x)$ processed in the register to its side-channel leakage, and  $\epsilon$  is the (assumed) meanfree Gaussian noise. For 8-bit microcontroller case, we can specify this function as  $L(x) = \alpha_0 + \alpha_1 x_1 + \cdots + \alpha_8 x_8$ , where  $x_i$  is the *i*th bit of the intermediate value, and  $\alpha_i$ is the *i*th bit weight leakage for specific register [\[16\]](#page-21-15). The  $\alpha_i$  values can be obtained by using the following equation:

$$
\alpha = (\mathbf{A}^T \mathbf{A})^{-1} \mathbf{A}^T \mathbf{T},\tag{7.5}
$$

where **A** is a matrix of intermediate values and **T** is a set of traces. After the device profiling which obtains the  $\alpha$  values, we can use our ranking algorithm to select the optimal code with given inputs (Algorithm [1\)](#page-7-0). Note that one can still use the Hamming weight model—for that case,  $\alpha$  has to be defined as unity. In the following, we will explain how the algorithm works.

First, the inputs have to be specified—length  $(n)$ , number of the codewords (*M*), minimum distance (*d*), and leakages of the register bits ( $\alpha_i$ ). Depending on these values, the algorithm analyzes every possible set of M codewords that can be a potential code candidate. Lines 2–3 iterate over every combination of two codewords. Lines 4–6 test if the minimum distance condition is fulfilled. Then, lines 7–10 check, whether for each codeword there exists another codeword which is at distance  $n$  from it—if yes, we skip this set. This condition is necessary in order to get a code resistant against n-bit flip (we will detail such case in Sect. [7.5\)](#page-14-0). Lines 11– 13 compute the 3 values that are used in order to calculate the values for the whole code in the later phase: estimated power consumption for the codeword, stored in table A, estimated variance for bit leakages in the codeword, stored in table B, and the highest bit leakage value, stored in table C. Next, the codeword value is stored in the index table  $I$ .

Lines  $14-16$  use the values from tables  $A, B, C$  to compute the register leakage variance ( $\mu_{S[x]}$  denotes the mean leakage for a word  $S[x]$ ), highest variance for bit leakages within registers, and value of the highest bit leakage within registers for the set S. These values are stored in tables  $D, E, F$ , respectively, and are used in the final evaluation.

The final evaluation is the last phase of the algorithm. First, it takes a subset of D with the best register leakage variance ( $\mu<sub>S</sub>$  denotes the mean leakage for codewords in S). It narrows this subset to candidate codes with the lowest value of the highest bit leakage according to set  $E$ . From these, it chooses the code with the lowest bit leakage variance using table F.

### <span id="page-10-0"></span>*7.4.2 Properties of Generated Codes*

Codes with the best side-channel and fault resistance properties according to Algorithm [1](#page-7-0) with 4 codewords and length 8 can be found in Table [7.2.](#page-11-1) Their detailed properties are stated in Table [7.3.](#page-12-0) More codes with cardinality 16 and various distances can be found in Appendix 1.

<span id="page-11-1"></span>

For calculating the register variance, we follow the similar methodology as used in [\[13\]](#page-21-6), together with their generated  $\alpha$  values, but we improved their ranking algorithm by calculating the bit variances inside registers and by selecting the code which has the lowest leakage value for the highest leaking codeword. First part of Table [7.3](#page-12-0) shows these three values, with the order of preference according to our ranking algorithm. Second part of the table shows bit fault resistance probabilities, denoted by  $p_m$  for *m*-bit flips in the codeword, as well as overall resistance index, denoted by  $p_{rand}$  for the code. The last part of the table shows the fault resistance probabilities with error correction, denoted by  $p_{m,(e)}$ , as well as overall resistance index with error correction, which is denoted by  $p_{rand.}(e)$ . We do not consider codes with distance 1 because such codes do not provide protection against 1-bit flips and therefore the fault protection would be very low. However, such codes can still be used for minimizing the side-channel leakage.

In general, if we aim for higher distance values, we get better detection and correction capabilities, but the side-channel leakage is higher as well. That is because if the distance is higher, it is more likely that the variance of leakage among the codewords is bigger. Also, we can see that equidistant codes have a constant detection probability of 1 except the case when number of bit flips is the same as the code distance. Moreover, if we sum up the probabilities of all the bit flip faults for non-equidistant codes, the overall detection probability is lower. However, the side-channel leakage of equidistant codes is more than 10 times higher compared to non-equidistant codes.

### <span id="page-11-0"></span>*7.4.3 Automated Fault Simulation*

The fault simulator we used was customized for the purpose of evaluating a microcontroller assembly table look-up implementation of the encoding schemes presented in this chapter. More details on this simulator are provided in [\[1\]](#page-20-4). This simulator helps us to extend the theoretical results to real-world results, where one has to use capabilities of microprocessors for computing the results.



# <span id="page-12-0"></span>Table 7.3 Side-channel and fault properties of the codes **Table 7.3** Side-channel and fault properties of the codes



<span id="page-13-1"></span>**Fig. 7.1** Fault simulator operation overview

A high-level overview is given in Fig. [7.1.](#page-13-1) There are three instructions in total the first two LDI load the two operands into registers r0 and r1. Both of the operands are already encoded according to one of the coding schemes. The LPM instruction loads the data from the look-up table stored in the memory by using the values in  $r_0$  and  $r_1$ , and the result is stored to register  $r_2$ . This part works as a standard instruction set simulator. During each execution, a fault is injected into the code. For each type of fault, we test all the possible combinations of codewords, and we disturbed all the instructions in our code. We have tested the following fault models:

- **Bit faults:** In this fault model, one to *n* bits in the destination register change its value to a complementary one.
- **Random byte faults:** The *random byte fault* model changes random number of bits in the destination register.
- **Instruction skip:** Instruction skip is a very powerful model that is capable of removing some countermeasures completely. We have tested a single instruction skip on all three instructions in the code.
- **Stuck-at fault:** In this fault model, the value of the destination register changes to a certain value, usually to all zeroes. Therefore, we have tested this value in our simulator.

After the output is produced under a faulty condition, it is analyzed by the output checker, which decides on its classification. Outputs can be of four types (*Corrected, Valid, Invalid, and Null*), and these types are described in detail in Sect. [7.2.2.](#page-3-0)

# <span id="page-13-0"></span>*7.4.4 Simulated Results*

Figure [7.2](#page-14-1) shows plots for  $C_{8,4,min4}$  and  $C_{8,4,eq4}$ , with and without the error correction. Instruction skip faults and stuck-at faults show zero success when



<span id="page-14-1"></span>Fig. 7.2 Simulation results for  $C_{8,4,eq4}$  with equidistant detection scheme in (a) and with equidistant correction scheme in  $(b)$ ;  $C_{8,4,min4}$  with detection scheme in  $(c)$  and with correction scheme in (**d**)

attacking any of the generated codes. When it comes to bit flips, we can see that for better fault tolerance, one should not use the error-correction capabilities, since the properties of such codes allow changing the faulty codeword into another codeword, depending on the number of bit flips and minimum distance of the code. When deciding whether to choose an equidistant code or not, situation is the same as in Table [7.3—](#page-12-0)equidistant codes have slightly better fault detection properties, but worse side-channel leakage protection. Therefore, it depends on the implementer to choose a compromise between those two.

### <span id="page-14-0"></span>**7.5 Discussion**

First, we would like to explain the difference between the calculated results in Table [7.3](#page-12-0) and the simulated results in Fig. [7.2](#page-14-1) in equidistant code  $C_{8,4,min4}$ . Table 7.3 shows theoretical results assuming that error happens before using the look-up table.



<span id="page-15-0"></span>**Fig. 7.3** Simulation results for the codes: (**a**)  $C_{8,16,min4}$  and (**b**)  $C_{8,16,min3}$ 

However, in a real-world setting, fault can be injected at any point of the execution, including the table look-up, or even after obtaining the result from the table. That is also why there are *Invalid* faults, despite the table always outputs *Null* in case of being addressed by a word that does not correspond to any codeword. Because there are three instructions in the assembly code, faulting the destination register of the last one after returning the value from the table results into 1/3 of *Invalid* faults in all the cases except instruction skips.

To explain the condition on lines 7–8 of Algorithm [1,](#page-7-0) we can take the code with  $n = 8$ ,  $M = 16$ , and  $d = 4$  as an example. The simulation result for this code is stated in Fig. [7.3a](#page-15-0). Full results for this code are then in Table [7.5](#page-18-0) in the appendix. There are no codes with these parameters that could satisfy the abovementioned condition—all 480 codes that can be constructed have the property that if any codeword is faulted by  $n$  bit flip, it will change to other codeword. Therefore, such codes are not suitable for protecting implementations against fault attacks. For this reason, it is more suitable to use the  $C_{8,16,min3}$  code, stated in Fig. [7.3b](#page-15-0), that does not suffer from such property.

To summarize the evaluation results, we point out the following findings:

• Correction scheme is not suitable for fault tolerant implementations—while it can be helpful in non-adversary environments, where it can be statistically verified, how many bits are usually faulted, and therefore, a proper error-correction function can be specified, in adversary-based settings, one cannot estimate the attacker capabilities. In case of correcting 1-bit error, for example, attacker who can flip multiple bits will have a higher probability of producing *Valid* faults, compared to using detection scheme with the same code.

#### 7 Automated Deployment of Software Encoding Countermeasure 189

- We can find an optimal code either from the fault tolerance perspective or from side-channel tolerance perspective—if we consider both, a compromise has to be made, depending on which attack is more likely to happen or how powerful an attacker can be in either setting. If we sacrifice the fault tolerance, we will normally get a code with distance 2 (e.g., side-channel resistant codes in [\[13\]](#page-21-6) all have distance 2 and they are not equidistant codes); therefore, such codes will be vulnerable to 2-bit faults. On the other hand, by relaxing the power consumption variance condition, we will be able to choose codes with bigger distance, being able to resist higher number of bit faults.
- Both types of resistances can be improved if we sacrifice the memory and choose codes with greater lengths.
- Equidistant detection schemes is a good option in case the implementation can be protected against certain number of bit flips—because all the *Valid* faults are achieved only if the attacker flips the same number of bits as is the distance. However, this condition does not hold in case of equidistant correction schemes.

### <span id="page-16-0"></span>**7.6 Chapter Summary**

In this chapter, we provided a necessary background for constructing side-channel and fault attack resistant software encoding schemes. Current encoding schemes only cover side-channel resistance, and either do not discuss fault resistance or only state it as a side product of the construction, such as [\[19\]](#page-21-8). Our work defines theoretical bounds for fault detection and correction and provides an automated way to construct efficient codes that are capable of protecting the underlying computation against both physical attack classes.

To support our result with a practical case study, we designed an automated simulator to evaluate the table look-up operation under faulty conditions, by using a microcontroller assembly code. As expected, the codes constructed using the stated algorithm provide robust fault resistance, while keeping the side-channel leakage at the minimum.

### **Appendix 1: Generated Codes**

In this section, we state the remaining codes generated by Algorithm [1,](#page-7-0) for  $M = 16$ and  $n = 8, 9, 10$  (Tables [7.4](#page-17-0) and [7.5\)](#page-18-0).

<span id="page-17-0"></span>

Code	Length	Distance	Denoted by
0x0E, 0x4D, 0xF1, 0xEC, 0x2D, 0x26, 0x86, 0x8D, 0xA5, 0x46, 0xD9, 0x13, 0xD2, 0x79, 0x72, 0x5A	8	$>= 2$	$C_{8,16,min2}$
0x4D, 0x8B, 0x96, 0x43, 0xE9, 0xE2, 0xBA, 0xD5, 0x33, 0x2E, 0x3D, 0xFC, 0xA5, 0x5A, 0x76, $0 \times {\rm CE}$	8	$>=$ 3	$C_{8,16,min3}$
0xBA, 0xD9, 0xEF, 0x73, 0x1F, 0xD6, 0x83, 0xB5, 0x26, 0x4A, 0x7C, 0x45, 0x29, 0x8C, 0xE0, 0x10	8	$>= 4$	$C_{8,16,min4}$
0x145, 0x15A, 0x1CA, 0x95, 0xCC, 0xDA, 0xC5, 0x18C, 0x0E, 0xD3, 0x19A, 0x185, 0x07, 0x193, 0x9C, 0x153	9	$>= 2$	$C_{9,16,min2}$
0x07, 0xF3, 0x146, 0xB5, 0xEC, 0x2E, 0x1BA, 0x165, 0x13C, 0x1D, 0x1D9, 0x5B, 0x1D4, 0x18B, 0x96, 0x185	9	$>=$ 3	$C_{9,16, min3}$
0x3B, 0x75, 0x9D, 0x14B, 0x1D4, 0x1A5, 0xEC, 0x13C, 0x1F9, 0x193, 0x07, 0xDA, 0x166, 0xB6, 0x1AA, 0xE3	9	$\geq$ = 4	$C_{9,16, min4}$
0x5D, 0xDC, 0x34B, 0x25C, 0x1CB, 0x359, 0xCE, 0x3CA, 0x3E6, 0x1F5, 0x1E7, 0x3F4, 0x375, 0x24E, 0x4F, 0x1D9	10	$>= 2$	$C_{10,16,min2}$
0xA7, 0x235, 0x3C8, 0x22A, 0x14C, 0x39, 0x298, 0x3C5, 0x3B1, 0x8B, 0x1B4, 0x1C, 0x326, 0x156, 0x169, 0x353	10	$>=$ 3	$C_{10.16, min3}$
0x2D, 0x16A, 0x18C, 0x97, 0x136, 0x21A, 0x347, 0x3D4, 0x3A5, 0x159, 0x275, 0x2E6, 0xCB, 0xF8, 0x1F3, 0x24C	10	$>= 4$	$C_{10,16,min4}$

Table 7.4 Codes generated by Algorithm [1](#page-7-0)

# **Appendix 2: Fault Resistance Probabilities**

In this section, we show the detailed theoretical calculations of fault resistance probabilities and the overall resistance index (with error) for some specific examples.

### **Equidistant Detection Scheme**

Using Lemma [7.1,](#page-8-1) we list the values of  $p_m$ s and  $p_{rand}$  in Table [7.6](#page-19-0) for (8, 4, 2) and (8, 4, 4) equidistant binary codes.



<span id="page-18-0"></span>

<span id="page-19-0"></span>

(n, M, d)	$p_1$	$p_2$	p3	$p_4$	p <sub>5</sub>	p <sub>6</sub>	$p_7$	$p_8$	$p_{\text{rand}}$
4, 2 .o.		0.8929							0.9866
$\left( 4 \right)$ 4. ١ο.		л.		0.9571					0.9946

**Table 7.6** Theoretical values of  $p_m$  for  $(n, M, d)$ -equidistant binary code

<span id="page-19-1"></span>**Table 7.7** Distance between each pair of codewords in the (8, 4, 4)-binary code  $C_{8,4,min4}$ 



### **Detection Scheme**

Since we require that dis( $C$ ) > 2 for Detection Scheme, for 1-bit fault, we expect the results to be *Null*, which means  $p_1 = 1$ . Now we give a theoretical calculation for the  $(8, 4, 4)$ -binary code  $C_{8,4,min4} = \{00011001, 00100111, 10001010,$ 10110100}. We first list the distance between every pair of codewords in Table [7.7.](#page-19-1)

By Eq.  $(7.3)$ , we can then calculate the *m*-bit fault resistance probabilities and the overall resistance index for C:

$$
p_2 = p_3 = 1 - \frac{1}{4}(0 + 0 + 0 + 0) = 1,
$$
  

$$
p_4 = 1 - \frac{1}{4\binom{8}{4}}(2 + 0 + 1 + 1) = \frac{69}{70} \approx 0.9857,
$$

$$
p_5 = 1 - \frac{1}{4\binom{8}{5}}(2 + 2 + 2 + 2) = \frac{27}{28} \approx 0.9643,
$$
  

$$
p_6 = p_7 = p_8 = 1 - \frac{1}{4}(0 + 0 + 0 + 0) = 1, \quad p_{\text{rand}} = \sum_{m=1}^{8} \frac{1}{8}p_m = 0.9938.
$$

### **Correction Scheme**

 $m$ -bit fault resistance probabilities with error correction for the same  $(8, 4, 4)$ -binary code  $C_{8,4,min4} = \{00011001, 00100111, 10001010, 10110100\}$ . As dis (C) = 4, by Remark [7.1](#page-4-1) it is an 1-error-correcting code. By Eq. [\(7.2\)](#page-5-0),  $p_{m,(e)} = 1$  for  $m = 1$ . To calculate  $p_{m,(e)}$  for  $m \geq 2$ , we first list the table of cardinalities of  $F_{c,m}$  for  $c \in C$ and  $m = 2, 3, ..., 8$  in Table [7.8.](#page-20-5)

By Eq.  $(7.2)$ , we can then calculate the *m*-bit fault resistance probabilities with error correction as well as the overall resistance index with error correction for C.

<span id="page-20-5"></span>

	$ F_{c,2} $	$ F_{c,3} $	$ F_{c,4} $	$ F_{c,5} $	$ F_{c,6} $	$ F_{c,7} $	$ F_{c,8} $
00011001	0	4		O	n	$\theta$	v
00100111	0	4		O	n	$\theta$	v
10001010	$\theta$	4		b	O	$\theta$	v
10110100	0	$\overline{4}$		b	o	$\theta$	v

**Table 7.8** Cardinality of  $F_{c,m}$  for  $m = 2, 3, \ldots, 8$  and  $c \in C_{8,4,min4}$ 

$$
p_{2,(e)} = 1 - \frac{1}{4\binom{8}{2}}(0+0+0+0) = 1,
$$
  
\n
$$
p_{3,(e)} = 1 - \frac{1}{4\binom{8}{3}}(4+4+4+4) = \frac{13}{14} \approx 0.9286,
$$
  
\n
$$
p_{4,(e)} = 1 - \frac{1}{4\binom{8}{4}}(11+11+11+11) = \frac{59}{70} \approx 0.8429,
$$
  
\n
$$
p_{5,(e)} = 1 - \frac{1}{4\binom{8}{5}}(6+6+6+6) = \frac{25}{28} \approx 0.8929,
$$
  
\n
$$
p_{6,(e)} = 1 - \frac{1}{4\binom{8}{6}}(6+6+6+6) = \frac{11}{14} \approx 0.7857,
$$
  
\n
$$
p_{7,(e)} = p_{8,(e)} = 1 - \frac{1}{4}(0+0+0+0) = 1,
$$
  
\n
$$
p_{\text{rand},(e)} = \sum_{m=1}^{8} \frac{1}{8} p_{m,(e)} = 0.9313.
$$

## **References**

- <span id="page-20-4"></span>1. J. Breier, On analyzing program behavior under fault injection attacks, in *2016 Eleventh International Conference on Availability, Reliability and Security (ARES)* (IEEE, Piscataway, 2016), pp. 1–5
- <span id="page-20-1"></span>2. J. Breier, X. Hou, Feeding two cats with one bowl: on designing a fault and side-channel resistant software encoding scheme, in *Cryptographers' Track at the RSA Conference* (Springer, Berlin, 2017), pp. 77–94
- <span id="page-20-2"></span>3. J. Breier, D. Jap, C.-N. Chen, Laser profiling for the back-side fault attacks: with a practical laser skip instruction attack on AES, in *Proceedings of the 1st ACM Workshop on Cyber-Physical System Security (CPSS '15)* (ACM, New York, 2015), pp. 99–103
- <span id="page-20-0"></span>4. J. Breier, D. Jap, S. Bhasin, The other side of the coin: analyzing software encoding schemes against fault injection attacks, in *2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST)* (IEEE, Piscataway, 2016), pp. 209–216
- <span id="page-20-3"></span>5. A.E. Brouwer, J.B. Shearer, N.J.A. Sloane, W.D. Smith, A new table of constant weight codes. IEEE Trans. Inf. Theory **36**(6), 1334–1380 (1990)
- <span id="page-21-5"></span>6. C. Chen, T. Eisenbarth, A. Shahverdi, X. Ye, Balanced encoding to mitigate power analysis: a case study, in *International Conference on Smart Card Research and Advanced Applications*. Lecture Notes in Computer Science (Springer, Berlin, 2014), pp. 49–63
- <span id="page-21-12"></span>7. J.H. Conway, N.J.A. Sloane, *Sphere Packings, Lattices and Groups*, vol. 290 (Springer, Berlin, 2013)
- <span id="page-21-13"></span>8. F.-W. Fu, T. Kløve, Y. Luo, V.K. Wei, On equidistant constant weight codes. Discret. Appl. Math. **128**(1), 157–164 (2003)
- <span id="page-21-1"></span>9. L. Goubin, J. Patarin, DES and differential power analysis. The "duplication" method, in *International Workshop on Cryptographic Hardware and Embedded Systems (CHES)*. Lecture Notes in Computer Science (Springer, Berlin, 1999), pp. 158–172
- <span id="page-21-4"></span>10. P. Hoogvorst, J.-L. Danger, G. Duc, Software implementation of dual-rail representation, in *Second International Workshop on Constructive Side-Channel Analysis and Secure Design (COSADE)*, Darmstadt (2011)
- <span id="page-21-11"></span>11. S. Ling, C. Xing, *Coding Theory: A First Course* (Cambridge University Press, Cambridge, 2004)
- <span id="page-21-14"></span>12. F.J. MacWilliams, N.J.A. Sloane, *The Theory of Error Correcting Codes* (Elsevier, Amsterdam, 1977)
- <span id="page-21-6"></span>13. H. Maghrebi, V. Servant, J. Bringer, There is wisdom in harnessing the strengths of your enemy: customized encoding to thwart side-channel attacks – extended version–. Cryptology ePrint Archive, Report 2016/183, 2016. <http://eprint.iacr.org/>
- <span id="page-21-7"></span>14. P. Rauzy, S. Guilley, Z. Najm, Formally proved security of assembly code against leakage. IACR Cryptology ePrint Arch. **2013**, 554 (2013)
- <span id="page-21-0"></span>15. F. Regazzoni, L. Breveglieri, P. Ienne, I. Koren, Interaction between fault attack countermeasures and the resistance against power analysis attacks, in *Fault Analysis in Cryptography* (Springer, Berlin, 2012), pp. 257–272
- <span id="page-21-15"></span>16. W. Schindler, K. Lemke, C. Paar, A stochastic model for differential side-channel cryptanalysis, in *International Workshop on Cryptographic Hardware and Embedded Systems* (Springer, Berlin, 2005), pp. 30–46
- <span id="page-21-9"></span>17. T. Schneider, A. Moradi, T. Güneysu, ParTI – towards combined hardware countermeasures against side-channel and fault-injection attacks, in *Annual Cryptology Conference* (Springer, Berlin, 2016), pp. 302–332
- <span id="page-21-3"></span>18. N. Selmane, S. Bhasin, S. Guilley, T. Graba, J.-L. Danger, WDDL is protected against setup time violation attacks, in *2009 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC)* (IEEE, Piscataway, 2009), pp. 73–83
- <span id="page-21-8"></span>19. V. Servant, N. Debande, H. Maghrebi, J. Bringer, Study of a novel software constant weight implementation, in *International Conference on Smart Card Research and Advanced Applications* (Springer, Berlin, 2014), pp. 35–48
- <span id="page-21-2"></span>20. K. Tiri, I. Verbauwhede, A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation, in *Proceedings Design, Automation and Test in Europe Conference and Exhibition*, vol. 1 (IEEE, Piscataway, 2004), pp. 246–251
- <span id="page-21-10"></span>21. E. Trichina, R. Korkikyan, Multi fault laser attacks on protected CRT-RSA, in *2010 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC)* (IEEE, Piscataway, 2010), pp. 75–86