# **Chapter 10 Surface Planarization Process**

Surfac[e](#page-0-0) planarization process is discussed in this chapter. Compared to bulk micromachining process, surface micromachining process is more suitable for the fabrication of capacitive switches. It is always important to planarize the sacrificial layer under the metal bridges to achieve flat metal bridges. Besides surface planarization, surface roughness is another important consideration to improve the intimate contact between the metal bridges and the dielectric layer when the metal bridges are driven down. Detailed discussion will be given in this chapter.

# <span id="page-0-1"></span>**10.1 Surface Planarization Process**

The process flow described in this section is mainly for the fabrication of a single capacitive switch. However, the same process flow can also be used to fabricate DC-contact capacitive switches and tunable band-pass devices.

Since the planarization of the metal bridge plays a significant role in reducing the contact area between the bridge and the dielectric layer, a planarization process is proposed by filling the CPW slot with photoresist which can effectively improve the flatness of the bridge.

Surface micromachining fabrication process with five masks is used to fabri-cate the switch [\[1\]](#page-34-0). High-resistivity (>4000  $\Omega$  cm) silicon wafers with thickness of 500  $\mu$ m are used as substrate. The fabrication process flow is shown in Fig. [10.1](#page-1-0) and described as follows: (a) plasma-enhanced chemical vapor deposition (PECVD)  $1-\mu$ m-thick SiO<sub>2</sub> is deposited as the buffer layer in a Plasma-Therm 790 series RIE system from Material Co. USA; (b) a layer of  $2-\mu m$ -thick aluminum (Al) thin film is evaporated and patterned as the CPW transmission line with the first mask. The pressure and the deposition rate are  $6 \times 10^{-5}$  Pa and 10 Å/s, respectively. Wet etching is used to pattern the Al metal bridge. The etchant used is a mixture of  $H_3PO_4: HNO_3: HAc: H_2O = 4:1:4:1$ , and the etching temperature is 35°C. The etching rate is approximately of 1500 Å/min; (c) a  $0.15$ - $\mu$ m PECVD SiN is deposited with SiH<sub>4</sub> (diluted in nitrogen at a concentration of 20%) flow rate of 24 sccm and

<span id="page-0-0"></span>Aibin Yu and Ai Qun Liu

A.Q. Liu, *RF MEMS Switches and Integrated Switching Circuits*, 229 MEMS Reference Shelf 5, DOI 10.1007/978-0-387-46262-2\_10, -C Springer Science+Business Media, LLC 2010

<span id="page-1-0"></span>

**Fig. 10.1** Fabrication process flow [\[1\]](#page-34-0). Copyright/used with permission of/courtesy of Elsevier B.V

NH<sub>3</sub> flow rate of 7.1 sccm at a pressure of 1.1 Torr and temperature of  $250^{\circ}$ C in the same Plasma-Therm 790 series machine. The temperature is 100<sup>°</sup>C lower than the temperature at normal PECVD SiN deposition. This reduces the surface roughness of the capacitance area. In the process of etching the SiN layer,  $2-\mu m$ -thick photoresist (Sumitomo PFI26A) is used as soft mask and patterned with the second mask. The SiN layer is etched using reactive ion etching (RIE) with a  $CHF<sub>3</sub>$  flow rate of 31 sccm and an  $O<sub>2</sub>$  flow rate of 2.6 sccm. The etching power is 235 W and the pressure is 60 mTorr. The self-bias voltage is 350 V and the plasma frequency is 13.56 MHz. The etching rate is 400 Å/min. The photoresist is stripped away after SiN etching with PRS3000 solution; (d) a layer of photoresist with 1.5-μm thick (Sumitomo PFI26A) is spun coated and patterned with the third mask to fill in the CPW slot (refer to this layer of photoresist as fill-in photoresist and this process is known as the planarization step). This is the key step to obtain a flat metal bridge; (e) a  $2-\mu$ mthick photoresist (Sumitomo PFI26A) sacrificial layer is spun coated and patterned (refer to this layer of photoresist as sacrificial photoresist); (f) a layer of  $0.6$ - $\mu$ m Al is evaporated and patterned as the metal bridge with the fourth mask; (g) finally, the metal bridges are released by etching away the photoresist with oxygen plasma also in a Plasma-Therm 790 series machine. After releasing, the metal bridge is free to deform out of plane following the relief of internal stress.

Based on this process flow, after filling the CPW slots with the fill-in photoresist in planarization step (d), the sacrificial photoresist is coated and patterned as in step (e) immediately. Therefore, the hard-bake temperature  $T_f$  must be higher than the hard-bake temperature  $T_s$ , (e) in order to avoid the peeling-off of the fill-in photoresist. In this process,  $T_f$  is 150<sup>°</sup>C, whereas  $T_s$  is 115<sup>°</sup>C. Another factor that has to be taken into consideration is the mask alignment and tolerance control in the fabrication process. The gap spacing (*s*) between the patterned fill-in photoresist and the CPW structure, as indicated in Fig. [10.1d](#page-1-0), varies between 1 and 3  $\mu$ m. It is observed that  $3 \mu$ m is the most optimal as the mask alignment mismatch does not affect the patterns of the fill-in photoresist in this case.

Based on the proposed planarization strategy, two switches, switch A and switch B, are fabricated with different fabrication processes. Switch A is fabricated without the planarization and switch B is fabricated with the planarization. Figure [10.2a](#page-2-0), b shows the surface profiles of the two switches. These profiles are obtained after the wet etching and before the release of the bridge. For switch A, the portion of the bridge above the CPW slot is  $1.2 \mu m$  lower than the portion of the bridge above the CPW central conductor. For switch B, the portion of the bridge above the CPW slot is 0.5 μm higher than the portion of the bridge above the CPW central conductor.

Correspondingly, Fig. [10.3](#page-3-0) shows the SEM image of the two switches after releasing. The etching holes on the bridge make the release of the bridge easier and also reduce the damping effect [\[2\]](#page-34-1). Figure [10.3a](#page-3-0) shows that the *g*slot is smaller

<span id="page-2-0"></span>

**Fig. 10.2** Surface profiles of the capacitive shunt switch: **(a)** Optical image of the metal bridge; **(b)** surface profile for switch A without fill-in photoresist; and **(c)** surface profile for switch B with fill-in photoresist [\[1\]](#page-34-0). Copyright/used with permission of/courtesy of Elsevier B.V

<span id="page-3-0"></span>**Fig. 10.3** SEM images of the capacitive shunt switch **(a)** without fill-in photoresist and **(b)** with fill-in photoresist [\[1\]](#page-34-0). Copyright/used with permission of/courtesy of Elsevier B.V



(b)

than  $g_{\text{con}}$  in switch A. When switch A is driven down, it touches the CPW slot edges first. After that, it is difficult to pull down further, making closer contact between the metal bridge and the dielectric layer impossible. On the contrary, Fig. [10.3b](#page-3-0) shows that *g*slot is larger than *g*con in switch B. Thus, the metal bridge touches the dielectric layer first when it is driven down. This improves the contact between the bridge and the dielectric layer.

#### **10.2 RF Measurement and Analysis**

The RF performance of the switch is characterized using an HP8510C vector network analyzer and RF probe station. A full thru–reflect–line (TRL) routine is used to calibrate with NIST software MULTICAL.

Figure [10.4](#page-4-0) shows the RF measurement and simulation results of the two switches. All the simulations are conducted using Ansoft's high-frequency simulation software (HFSS) [\[3\]](#page-34-2). Figure [10.4a](#page-4-0), b shows that the up-state performances of

<span id="page-4-0"></span>

**Fig. 10.4** Comparison of simulated and measured *S*-parameters: **(a)** up-state return loss; **(b)** upstate insertion loss; **(c)** down-state return loss; and **(d)** down-state isolation [\[1\]](#page-34-0). Copyright/used with permission of/courtesy of Elsevier B.V

switch A are comparable to the simulation results. The extracted up-state capacitance  $(C_u)$  is 34.4 fF. However, the down-state isolation of switch A is more inferior compared to the simulation results, as listed in Table [10.1](#page-4-1) and shown in Fig. [10.4d](#page-4-0). The extracted down-state capacitance of switch A  $(C<sub>d</sub>A)$  is 1 pF, which is 33%  $(C<sub>dA</sub> = 33\% C<sub>d</sub>)$  of the simulation results. In Fig. [10.4d](#page-4-0), the simulation results are obtained by assuming that the entire bridge area above the CPW center conductor contacts the dielectric layer when the bridge is pulled down. As a result, the simulated down-state capacitance is 3.01 pF and the resonant frequency of the bridge is

<span id="page-4-1"></span>**Table 10.1** Comparison of down-state isolation and capacitances

	Switch A	Switch B	Simulation
Isolation at 15 GHz (dB) Isolation at 40 GHz (dB)	7.5 17	9.7 27	18.0 28
Down-state capacitance (pF)	$C_{dA} = 1.0$	$C_{\rm dR} = 1.3$	$C_d = 3.01$

shifted to 32 GHz. However, the down-state capacitance of switches A and B is 1 and 1.3 pF, respectively. Therefore, the isolations of switches A and B are smaller than the simulation results.

From the RF experimental results, both switches are found to have similar upstate RF performance. However, the isolation of switch B can be improved by 2.2 dB at 15 GHz and 10 dB at 40 GHz compared to that of switch A. These are listed in Table [10.1.](#page-4-1) Table [10.1](#page-4-1) also provides the extracted down-state capacitances of switch B,  $C_{dR}$ , at 15 GHz. The down-state capacitance of the switch B is 0.3 pF (30%) larger than that of switch A. The results indicate that the contact area between the metal bridge and the dielectric layer increases after surface planarization.

Table [10.2](#page-5-0) shows that the down-state capacitance of switch B is smaller than the simulation results ( $C_{dB} = 43\% C_{d}$ ). The roughness of the contact area between the bridge and the dielectric layer is the main contribution factor for this discrepancy. The average roughness is 24 nm approximately. The roughness of the contact area reduces the capacitance  $C_d$  and the overall down-state capacitance  $C_d$  becomes smaller. This surface roughness can be solved using a refractory metal (such as tungsten) as the bottom electrode under the PECVD SiN.

Table 10.2 Down-state capacitances with various diameters of etching holes

<span id="page-5-0"></span>

Diameter of etching holes $(\mu m)$				10
Isolation at 15 GHz (dB)	18.34	18.27	18.00	17.37
Down-state capacitance (pF)	3.14	3.11	3.01	2.8

There are other factors that contribute to the degradation of the down-state capacitance. First, the bridge is warp due to the residual stress in the metal bridge (the residual stress is 20 MPa). This reduces the contact area and increases the gap between the bridge and the dielectric layer. Second, polymer residues due to the incomplete removal of the sacrificial photoresist may also make the intimate contact between the bridge and the dielectric layer difficult. Third, the designed diameter of the etching holes in the metal bridge is  $4 \mu m$ , but the final diameter of the fabricated etching holes is 10  $\mu$ m due to over wet etch of the Al metal bridge. The etching holes reduce the ratio of the contact area *p*. Figure [10.5](#page-6-0) shows the simulated downstate isolation in the frequency range of 12–18 GHz for various sizes of the etching holes. The extracted down-state capacitances at 15 GHz from the simulation results are listed in Table [10.2.](#page-5-0) When the diameter of the holes is  $2 \mu m$ , the down-state capacitance and isolation are not affected. When the diameter of the holes is  $4 \mu m$ , the extracted down-state capacitance is 95.9% of the capacitance of the bridge without the holes. This indicates that the effect is still relatively small. However, when the diameter of the holes is 10  $\mu$ m, the down-state capacitance is only 89.2% of the capacitance of the bridge without the holes. As a result, it can be concluded that the diameter of the etching holes must be carefully considered in the design of the switch.

<span id="page-6-0"></span>

In general, the down-state capacitance of the switch usually varies from 10 to 70% of the expected down-state capacitance [\[4\]](#page-34-3). In the current design, this downstate capacitance is 43%. The ratio of the down-state capacitance and the up-state capacitance,  $C_{dB}/C_u$ , is approximately 38.

# **10.3 Effects of Dry Releasing of Metal Bridge**

### *10.3.1 Etch Rate of Photoresist*

As mentioned in the process flow in Section [10.1,](#page-0-1) photoresist is used as the sacrificial layer and oxygen plasma is used to remove the sacrificial photoresist and release the metal bridge. Compared to wet releasing, dry releasing is easier and can prevent the damage of the passivation dielectric and metal thin film by the aggressive etchant.

In this section, the effects of RIE process parameters on the dry releasing process are studied [\[5\]](#page-34-4). Figure [10.6a](#page-7-0), b shows the optical images of the sacrificial photoresist under the metal bridge before releasing and after 50-min oxygen plasma etch, respectively. The discussion of the fabrication of the lower DC pad and the dielectric layer is not included since they do not have any impact on the sacrificial photoresist releasing. The metal bridges are removed using Al wet etchant. It can be seen clearly that after 50 min of oxygen plasma etch, the edge of the photoresist circle becomes larger and after 70 min of oxygen plasma etch, all the photoresist is etched away and the metal bridge is released. During the oxygen plasma etch, less than 10-nm-thick Al metal bridge is also removed.

For the release process, two main process parameters such as the etching power and the oxygen pressure are investigated. The flow rate of oxygen is fixed at 30 sccm

<span id="page-7-0"></span>**Fig. 10.6** Surface profile of sacrificial photoresist with different release times: **(a)** before release, **(b)** after 50-min etching, and **(c)** after 70-min etching



(c)

for all experiments. The lateral etching rate that changes with the pressure is shown in Fig. [10.7.](#page-8-0) The lateral etching rate is defined as

$$
R = \frac{1}{2} \frac{d - d_0}{t}
$$
 (10.1)

where  $d_0$  is the diameter of the photoresist circles before oxygen plasma etch and *d* is the diameter of the photoresist circles after time *t* (equal to 50 min in this study) of oxygen plasma etch.

It is shown that the lateral etching rate increases slowly with pressure when the pressure is lower than 500 mTorr and becomes constant when the pressure is higher than 500 mTorr. This phenomenon can be explained since the oxygen atom creation rate increases by increasing the oxygen pressure whereas the mean free

<span id="page-8-0"></span>

**Fig. 10.7** Lateral etching rate versus pressure (power  $=$  430 W;  $t = 50$  min) [\[5\]](#page-34-4). Copyright/used with permission of/courtesy of IOP Publishing Limited

path length of the oxygen plasma decreases by increasing the oxygen pressure. As a result, the effect of isotropic etching increases [\[6\]](#page-34-5) and the lateral etching rate increases first. When the pressure increases further, the oxygen atom recombination increases. At certain pressure, the oxygen atom creation and recombination are balanced. Therefore, there is a trade-off between the pressure and the lateral etching rate.

Another important process parameter that may affect the release process is the power. Figure [10.8](#page-8-1) shows that the lateral etching rate increases with the power. Until 600 W, there is no saturation point.

<span id="page-8-1"></span>

**Fig. 10.8** Lateral etching rate versus power (pressure  $= 500$  mTorr;  $t = 50$  min) [\[5\]](#page-34-4). Copyright/used with permission of/courtesy of IOP Publishing Limited

<span id="page-9-0"></span>

**Fig. 10.9** Post-buckling of metal bridge after releasing with power of 500 W [\[5\]](#page-34-4). Copyright/used with permission of/courtesy of IOP Publishing Limited

However, high power may cause buckling of the metal bridge as shown in Fig. [10.9.](#page-9-0) Because high plasma power leads to stronger bombardment on the surface of the metal bridge that can change the surface status of the Al thin film, the metal bridge buckles in the process. The compressive stress is due to the bomb of the metal bridge by high energy particles. During the oxygen plasma releasing process, the oxygen absorbed at the surface of the film decreases the surface mobility of the arriving atoms. This results in a less-ordered structure with vacancies and interstitial atoms. Atoms in the grain boundaries and interstitials in the Al thin film produce high compressive stress. Therefore, the etching power in this work is fixed at 430 W.

### *10.3.2 Structural Stress*

Thin film structures can deform undesirably as a result of residual stress; on the other hand, these deformations can be exploited to diagnose the state of stress in the film. Different testing structures have been used to diagnose the state of stress in the film [\[7\]](#page-34-6). Normally, microcantilever beam is one of the simplest and most frequently used test structures to investigate different combinations of uniform mean stress and stress gradient [\[8\]](#page-34-7). Therefore, an array of micro-cantilevers is fabricated on the same wafer with the capacitive switches to measure the in situ stress, as shown in Fig.  $10.10$ . The cantilever beams are  $50$ - $\mu$ m wide, with length ranging from 200 to 410  $\mu$ m in 15- $\mu$ m increments.

In order to obtain a flat metal bridge after releasing, it is important to control the stress and the stress gradient in the metal bridge. The global stress in the thin film can be extracted from measuring the change in wafer curvature due to the film deposition [\[9\]](#page-34-8). However, the stress level in the final structure may be different from

<span id="page-10-0"></span>

**Fig. 10.10** Optical photo of the testing structure of the cantilever beams array [\[5\]](#page-34-4). Copyright/used with permission of/courtesy of IOP Publishing Limited

that of the as-deposited state, because the film undergoes various micromachining processes, such as various thermal cycles in different process steps or exposure to plasma bombardment with dry release process. Therefore, instead of measuring the global film stress by measuring the wafer curvature, it is more important to measure the mean stress and the stress gradient in the released structure.

The beam is assumed to be fully clamped at one end and free at the other end. The total stress in the beam can be divided into a constant mean stress and a gradient stress. Assuming a linear stress profile within the beam, the stress can be divided into two components that can be expressed as [\[7,](#page-34-6) [9\]](#page-34-8)

<span id="page-10-1"></span>
$$
\sigma(z) = \sigma_0 + \sigma_1 \frac{z}{t/2} \tag{10.2}
$$

where  $z \in (-t/2, t/2)$  is the coordinate normal to the surface of the beam with an origin chosen at the film's mid-plane as shown in Fig. [10.11,](#page-11-0) *t* is the thickness of the beam,  $\sigma(z)$  is the stress distribution along the thickness of the metal beam,  $\sigma_0$  is the constant mean stress, and  $\sigma_1$  is the gradient stress. The uniform stress  $\sigma_0$  accounts for the in-plane elongation of the beam whereas the stress gradient component  $\sigma_1$ causes the out-of-plane deflection.

The stress distribution leads to a moment  $M_0$  which can be defined as

<span id="page-10-2"></span>
$$
M_0 = \int_{-t/2}^{t/2} \sigma(z)wzdz
$$
 (10.3)

Substituting Eq.  $(10.2)$  into Eq.  $(10.3)$ , the net moment  $M_0$  acting on the beam can be expressed as

$$
M_0 = \frac{wt^2}{6}\sigma_1\tag{10.4}
$$

<span id="page-11-0"></span>

The moment  $M_0$  causes the out-of-plane deflection of the cantilever beams. Assuming the curled cantilever beams are perfectly circular and fixed-support at one end, the radius of curvature can be written as [\[10\]](#page-34-9)

<span id="page-11-2"></span><span id="page-11-1"></span>
$$
R = \frac{E}{d\sigma/dz} \tag{10.5}
$$

Substituting Eq.  $(10.2)$  into Eq.  $(10.5)$ , the radius of the curvature can be given as

$$
R = \frac{EI}{M_0} = \frac{Et}{2\sigma_1} \tag{10.6}
$$

The relationship between the radius and the displacement throughout the cantilever beam can be calculated from trigonometry as shown in Fig. [10.11.](#page-11-0)

In Fig. [10.11b](#page-11-0), the contour of the released cantilever beam arc *AB* can be expressed as

<span id="page-11-3"></span>
$$
\sin\left(\arctg\frac{z_{\text{tip}}}{L}\right) = \sqrt{L^2 + z_{\text{tip}}^2}/(2R)
$$
\n(10.7)

where  $L$  is the length of the deflected cantilever projected on the  $X$ -axis and  $z_{\text{tip}}$  is the deflection of the tip of the cantilever beam.

Substituting Eq.  $(10.6)$  into Eq.  $(10.7)$ , the gradient stress can be expressed as

<span id="page-12-0"></span>
$$
\sigma_1 = \frac{2Et \sin\left(\arctg\left(z_{\text{tip}}/L\right)\right)}{\sqrt{L^2 + z_{\text{tip}}^2}}\tag{10.8}
$$

At the same time, the length of the cantilever beam after release *s* can be calculated from Fig. [10.11b](#page-11-0) as

<span id="page-12-1"></span>
$$
s = R \times 2 \frac{\pi \arcsin\left(\sqrt{L^2 + z_{\text{tip}}^2}/2R\right)}{180} \tag{10.9}
$$

Then, the in-plane residual stress  $\sigma_0$  can be determined by

<span id="page-12-2"></span>
$$
\sigma_0 = E\varepsilon = E \frac{s - l}{l} \tag{10.10}
$$

where  $\varepsilon$  is the strain of the cantilever beam after release and *l* is the original length of the cantilever beam.

Based on Eqs. [\(10.6\)](#page-11-2), [\(10.7\)](#page-11-3), [\(10.8\)](#page-12-0), [\(10.9\)](#page-12-1), and [\(10.10\)](#page-12-2), the mean stress and the stress gradient can be obtained by curve-fitting method through the following steps: (1) measuring the deflection *z* of a cantilever beam at different positions and calculating  $\sigma_1$  according to Eq. [\(10.8\)](#page-12-0); (2) based on Eq. [\(10.6\)](#page-11-2) and the calculated  $\sigma_1$ , the radius of the curved cantilever beam *R* can be calculated; (3) *s* can be obtained based on Eq. [\(10.9\)](#page-12-1) and the values of *R*, *L*, and  $z<sub>tin</sub>$ ; and (4)  $\sigma_0$  is calculated according to Eq. [\(10.10\)](#page-12-2).

Figure [10.12](#page-12-3) shows the measured 1D profile of the cantilever beam with the length of 400 μm using WYKO NT3300 optical profiler in vertical scanning interferometry (VSI) mode. The WYKO system utilizes white light passed through a

<span id="page-12-3"></span>

**Fig. 10.12** Measured deflection of cantilever beams [\[5\]](#page-34-4). Copyright/used with permission of/courtesy of IOP Publishing Limited

beam splitter to form interference fringes as a function of height on the sample; objective height is controlled by a piezoelectric transducer. This is a non-contact method to measure the contour of the structures and it has the advantage of being fast and non-destructive [\[11,](#page-35-0) [12\]](#page-35-1). Other cantilever beams can also be used to analyze the stress status in the thin film. The beam with 400-μm length is selected because its deflection is the largest and its length is similar to the length of the metal bridge. As a result, its measurement results provide useful information for the metal bridge design.

Figure [10.13](#page-13-0) shows that the measured and curve-fitted deflection of the cantilever beam varies with the position along the beam. These measured deflections can be obtained from Fig. [10.12.](#page-12-3) Curve fitting is based on Eqs. [\(10.6\)](#page-11-2), [\(10.7\)](#page-11-3), [\(10.8\)](#page-12-0), [\(10.9\)](#page-12-1), and [\(10.10\)](#page-12-2). It is found that the fitted mean stress and the stress gradient are  $\sigma_0 =$ 21.8 Mpa and  $\sigma_1 = 3.6$  MPa, respectively. Under this stress status, two curves match closely. From Fig. [10.13,](#page-13-0) it can be seen that for short cantilever beams, deflections of the beam are not sensitive to the stress status since the deflections are small. When the length of the cantilever beam is longer than  $150 \mu m$  and the deflection is larger than  $5 \mu m$ , the stress status can be clearly identified by the curve-fitting method.

<span id="page-13-0"></span>

**Fig. 10.13** Measured and simulated tip deflection of cantilever beams [\[5\]](#page-34-4). Copyright/used with permission of/courtesy of IOP Publishing Limited

As mentioned, the intrinsic stress in the metal bridge can cause buckling or curling of the metal bridge. Figure [10.14](#page-14-0) shows the two SEM images of capacitive shunt switches released at power of 500 and 430 W, respectively. It is seen that the metal bridge released at 430 W is much flatter than that of the metal bridge released at 500 W.

The effects of the residual stress on the mechanical characteristics of the RF switch can be expressed as

<span id="page-14-0"></span>**Fig. 10.14** SEM images of the fabricated capacitive switches: **(a)** switch with release power of 500 W and **(b)** switch with release power of 430 W [\[5\]](#page-34-4). Copyright/used with permission of/courtesy of IOP Publishing Limited



Metal bridge Low DC pad **Dielectric** layer  $10k$ **50**<sub>Mm</sub>  $x330$ 21 36 SEI

(b)

$$
V_{\rm PI} = \sqrt{\frac{8k_{\rm eff}g_0^3}{27\epsilon_0 wW}}\tag{10.11}
$$

$$
k_{\rm eff} = k' + k'' \tag{10.12a}
$$

$$
k' = 32Ew\left(\frac{t}{l}\right)^3 \left(\frac{27}{49}\right)
$$
 (10.12b)

$$
k'' = 8\sigma_0 (1 - v) w \left(\frac{t}{l}\right) \left(\frac{3}{5}\right) \tag{10.12c}
$$

where  $V_{PI}$  is the pull-in voltage of the switch,  $k_{\text{eff}}$  is the effective spring constant of the metal bridge,  $k'$  is the stiffness caused by the restoration force of the metal bridge, and  $k''$  is the stiffness caused by the mean residual stress in the metal bridge, *g*<sup>0</sup> is the initial gap of the switch, *w* is the width of the metal bridge, *W* is the width

of the CPW transmission line under the metal bridge, *l* is the length of the metal bridge,  $v$  is Poisson's ratio of aluminum (Al).

Figure [10.15](#page-15-0) shows the variation of  $k'$  and  $k''$  with the length of the metal bridge. It can be seen that the spring constant of the metal bridge is mainly determined by the residual stress in the metal bridge. Therefore, the pull-in voltage of the metal bridge is also affected by the residual stress in the metal bridge.

<span id="page-15-0"></span>

<span id="page-15-1"></span>**Fig. 10.15** Variation of stiffnesses with length of the metal bridge



**Fig. 10.16** Measured *C*–*V* curve of the capacitive switch [\[5\]](#page-34-4). Copyright/used with permission of/courtesy of IOP Publishing Limited

# *10.3.3 Characterization of Capacitive Switch*

Figure [10.16](#page-15-1) presents the measured *C*–*V* curves of the two switches. The curves are measured with an HP 4275A multi-frequency LCR meter with an internal bias option. For the switch with the release power of 500 W, the up-state capacitance is 35 fF and the down-state capacitance is 420 fF even when the applied voltage is as high as 40 V. The metal bridge cannot bounce back after removing the applied voltage because of the high applied voltage. For the switch with release power of 430 W, the pull-down voltage can be clearly identified as 30 V and the hold-down

<span id="page-16-0"></span>

**Fig. 10.17** Measured isolation of the two switches at released power of 430 and 500 W: **(a)** up-state and **(b)** down-state [\[5\]](#page-34-4). Copyright/used with permission of/courtesy of IOP Publishing Limited

voltage is 20 V. The up-state capacitance is 80 fF and the down-state capacitance is 2.8 pF.

The differences of the capacitance values between the two switches are because that after releasing at 500 W, the metal bridge buckles up due to the compressive stress in it. Therefore, the average gap between the metal bridge and the lower DC pad is larger than the designed value of 2  $\mu$ m (approximately 4  $\mu$ m) and the up-state capacitance is only 35 fF. When the metal bridges are driven down, the metal bridge of the switch released at 430 W is flatter than that of the switch released at 500 W; therefore, after the bridge is driven down, the contact between the metal bridge and the lower DC pad is much better for the switch released at 430 W and the down-state capacitance is larger.

Figure [10.17](#page-16-0) shows the measured up-state and down-state of RF properties of the two switches. It is seen that for the switch released at 500 W, both the insertion loss and the isolation are smaller than those of the switch released at 430 W. This is because both the up-state and down-state capacitance values are smaller than those of the switch released at 430 W.

#### **10.4 Effects of Surface Roughness**

## *10.4.1 Greenwood–Williamson Model*

The modeling of the surface roughness is based on the random process of surface shape. One of the first models which model the contact between two rough surfaces was developed by Greenwood and Williamson [\[13\]](#page-35-2). The contact characteristics are statistically studied based on the following assumptions: (a) all asperities on a rough surface have the same radius of curvature, (b) the asperity height is a Gaussian distribution, and (c) the asperities are independent of each other.

The GW model contains three parameters. These are the radius of the spherical asperities, *R*; the standard deviation of the asperity height,  $\sigma_s$ ; and the asperity density,  $D_{\text{SIM}}$ . The radius of the spherical asperities is assumed to be constant. The standard deviation of the asperity height is assumed to follow a Gaussian distribution. The standard deviation of the asperity height is referred to as root mean square (RMS) roughness when the reference plane is the same as the mean plane [\[14\]](#page-35-3). When  $\pi R^2 D_{\text{SUM}} < 1$ , the asperities are assumed to be independent of each other.

In addition to these parameters, three spectral moments of surface topography  $m_0$ ,  $m_2$ , and  $m_4$  are defined as [\[15,](#page-35-4) [16\]](#page-35-5)

$$
m_k = (2\pi)^n \int_{-\infty}^{\infty} \lambda^n f(\lambda) d\lambda, \quad k = 0, 2, 4
$$
 (10.13)

where  $\lambda$  denotes a general spatial frequency in cycles/unit length and  $f(\lambda)$  is the spectral density function of the profile. In the space domain, the *n*th order spectral moments is the mean squared value of the (*n*/2)th derivative of the surface profile. Normally,  $m_0$  is related to the mean square asperity height,  $m_2$  represents the mean square scope, and  $m_4$  indicates the curvature of the surface profiles.

The relationships between the spectral moments and *R*,  $\sigma_s$ , and *D*<sub>SUM</sub> are expressed as [\[17\]](#page-35-6)

<span id="page-18-0"></span>
$$
\sigma_s^2 = \left(1 - \frac{0.8968}{\alpha}\right) m_0 \tag{10.14a}
$$

$$
R = \frac{3\sqrt{\pi}}{8\sqrt{m_4}}\tag{10.14b}
$$

$$
D_{\text{SUM}} = \frac{1}{6\sqrt{3}\pi} \frac{m_4}{m_2} \tag{10.14c}
$$

<span id="page-18-1"></span>where  $\alpha$  is the bandwidth parameter and its value depends on the shape and extent of the spectrum of the roughness profile. It is expressed as [\[11\]](#page-35-0)

$$
\alpha = m_0 m_4 / m_2^2 \tag{10.15}
$$

The spectral moments  $m_0$ ,  $m_2$ , and  $m_4$  can be first calculated from the measured data of the surface topography, then  $R$ ,  $\sigma_s$ , and DSUM can be obtained from Eqs.  $(10.14a)$ ,  $(10.14b)$ ,  $(10.14c)$ , and  $(10.15)$  [\[17\]](#page-35-6).

# *10.4.2 Analysis of Surface Roughness Effects*

Figure [10.18](#page-19-0) shows the schematic cross section of the capacitive shunt switch with the metal bridge at up-state and down-state positions. The SEM image of the capacitive switch is shown in Fig. [10.19.](#page-19-1) The planarization of the metal bridge is not realized by fill in the CPW slot under the metal bridge. However, a thin layer of less than 0.5-μm metal film is used as the lower DC pad under the metal bridge. This lower DC pad is also part of the center conductor of the CPW transmission line, which may cause  $0.1$ - to  $0.2$ -dB insertion loss [\[18\]](#page-35-7). The reason to use this planarization method is that different materials can be used for the lower DC pad and provide different surface roughness of the capacitance area. When the metal bridge is driven down, the contact area (capacitance area) between the metal bridge and the dielectric layer is affected by the surface roughnesses of the dielectric layer, as shown in Fig.  $10.18b$ . The characteristic impedance of the CPW transmission line is 50  $\Omega$ , with dimensions of  $W/S/W = 80/150/80 \mu \text{m}$ . The gap between the metal bridge and the asperity mean height plane *g*ma (which is equal to the thickness of the sacrificial layer) is 2  $\mu$ m, the thickness of the SiN dielectric layer  $t_d$  is 0.15  $\mu$ m, and the width of the metal bridge  $w$  is 100  $\mu$ m. In the following statistical calculation, the metal bridge is assumed to be perfectly planar and smooth. The holes in the metal bridge do not affect the up-state capacitance because the fringing field covers the holes

<span id="page-19-0"></span>

<span id="page-19-1"></span>**Fig. 10.18** Schematic cross section of capacitive switch: **(a)** up state and **(b)** down state



**Fig. 10.19** SEM images of capacitive switch [\[19\]](#page-35-8). Copyright/used with permission of/courtesy of IOP Publishing Limited

completely; while at the down-state of the switch, the apparent contact area and the designed capacitance have removed the area of the holes [\[18\]](#page-35-7).

There is no contact between the metal bridge and the dielectric layer when the metal bridge is at its up-state position. As shown in Fig. [10.20a](#page-20-0), the real up-state capacitance  $C_u^r$  can be defined as  $[20, 21]$  $[20, 21]$  $[20, 21]$ 

<span id="page-19-2"></span>
$$
C_{\mathbf{u}}^{\mathbf{r}} = D_{\text{SUM}} A_0 \int\limits_{-3\sigma_{\text{s}}}^{3\sigma_{\text{s}}} \overline{C}(z) \phi(z) dz
$$
 (10.16)

<span id="page-20-0"></span>

**Fig. 10.20** Schematic view of surface roughness with metal bridge: **(a)** up-state position of the switch (not to scale) and **(b)** down-state position of the switch (not to scale) [\[19\]](#page-35-8). Copyright/used with permission of/courtesy of IOP Publishing Limited

where *z* is the height of the asperity tips which have a Gaussian distribution. Due to the deposition process of the lower DC pad and the SiN dielectric layer, the RMS roughness can be controlled to 100 nm or smaller [\[19\]](#page-35-8). *A*<sup>0</sup> is the apparent overlap area between the metal bridge and the dielectric layer,  $C(z)$  is the capacitance from one asperity, and  $\phi(z)$  is the Gaussian probability density function.  $C(z)$  and  $\phi(z)$ can be expressed as

<span id="page-20-1"></span>
$$
\overline{C}(z) = 2\pi \varepsilon_0 R \ln \left[ 1 + \frac{R}{g_{\text{ma}} - z} \right]
$$
 (10.17)

$$
\phi(z) = \frac{1}{\sqrt{2\pi}\sigma_s} \exp\left[-0.5\left(\frac{z}{\sigma_s}\right)^2\right]
$$
(10.18)

<span id="page-20-2"></span>where  $\varepsilon_0$  is the dielectric constant of air,  $g_{\text{ma}}$  is the initial gap height between the metal bridge and the asperity mean height plane.

According to Eq. [\(10.16\)](#page-19-2), the limits of integration are selected to be three times of the standard deviation of the height; 99.7% of surface asperities are included in this range for a Gaussian height distribution function. Therefore, the effect of the vast majority of surface asperities is considered [\[20\]](#page-35-9).

Substituting Eqs.  $(10.17)$  and  $(10.18)$  into Eq.  $(10.16)$  and assuming

$$
\ln\left[1+\frac{R}{g_{\text{ma}}-z}\right] \cong \frac{R}{g_{\text{ma}}-z}
$$

when  $g_{\text{ma}} - z \gg R$ , the real up-state capacitance of Eq. [\(10.16\)](#page-19-2) can be simplified as

$$
C_{\rm u}^{\rm r} = C_{\rm u}^{\rm a} \sqrt{2\pi} D_{\rm SUM} R^2 \left[ 2.72 + 2.66 \left( \frac{\sigma_{\rm s}}{g_{\rm ma}} \right)^2 \right] \tag{10.19}
$$

where  $C_{\rm u}^{\rm a}$  is the apparent up-state capacitance. When the fringing field effect is neglected,  $C_{\rm u}^{\rm a}$  can be calculated as

$$
C_{\rm u}^{\rm a} = \frac{1}{\frac{g_{\rm ma}}{\varepsilon_0 A_0} + \frac{t_{\rm d}}{\varepsilon_0 \varepsilon_{\rm r} A_0}} = \frac{\varepsilon_0 A_0}{g_{\rm ma} + \frac{t_{\rm d}}{\varepsilon_{\rm r}}} \cong \frac{\varepsilon_0 A_0}{g_{\rm ma}} \qquad \left(g_{\rm ma} \gg \frac{t_{\rm d}}{\varepsilon_{\rm r}}\right) \tag{10.20}
$$

where  $\varepsilon_r$  is the dielectric constant of the SiN dielectric and  $\varepsilon_r = 7$ .

When the switch is at the up-state position, the capacitance is actually two capacitors in series. One is due to the SiN dielectric and is equal to  $\varepsilon_0 \varepsilon_r A_0 / t_d$ ; another is due to the air gap and is equal to  $\varepsilon_0 A_0 / g_{\text{ma}}$ . However, the capacitance value due to the SiN dielectric is much larger than the capacitance value due to the air gap  $(\epsilon_0 \epsilon_r A_0 / t_d > 50 \epsilon_0 A_0 / g_{\text{ma}})$ . Therefore, the capacitor due to the SiN dielectric is negligible.

The normalized up-state capacitance is expressed as

$$
C_{\rm u}^* = \frac{C_{\rm u}^{\rm r}}{C_{\rm u}^{\rm a}} = \sqrt{2\pi} D_{\rm SUM} R^2 \left[ 2.72 + 2.66 \left( \frac{\sigma_{\rm s}}{g_{\rm ma}} \right)^2 \right] \tag{10.21}
$$

<span id="page-21-0"></span>Figure [10.21](#page-21-0) shows that the normalized up-state capacitance varies with the RMS roughness for different initial gap heights  $g_{\text{ma}}$ , assuming  $R = 40$  nm and  $D_{\text{SUM}} =$ 100/μ*m*<sub>2</sub>. It is shown that  $C^*$  increases with the RMS roughness for a specific *g*<sub>0</sub>.



**Fig. 10.21** Influence of roughness on the normalized up-state capacitance [\[19\]](#page-35-8). Copyright/used with permission of/courtesy of IOP Publishing Limited

This is because when the roughness is larger, the equivalent gap between the metal bridge and the asperity mean height plane *g*ma becomes smaller, since the tips of the asperities are nearer to the metal bridge.

From Fig.  $10.21$ , it is noted that the smaller the initial gap  $g<sub>0</sub>$ , the larger the normalized up-state capacitance. Generally, when the metal bridge is at the upstate position, the initial gap varies between 1 and 3  $\mu$ m and the roughness is less than 10 nm. Therefore, according to Fig. [10.21,](#page-21-0) the increase in capacitance is approximately 9%.

A higher up-state capacitance results in a larger insertion loss. The relationship between the up-state capacitance and the insertion loss can be expressed as

$$
S_{21} = 20 \log \left| \frac{1}{1 + j\omega C_{\rm u} Z_0 / 2} \right| \tag{10.22}
$$

where  $S_{21}$  is the insertion loss in decibels,  $\omega$  is the angular frequency,  $Z_0$  is the characteristic impedance of the CPW line (50  $\Omega$  in this example), and  $C_u$  is the up-state capacitance.

Figure [10.22a](#page-23-0) shows the normalized up-state insertion loss for different initial gaps at 10 GHz with the RMS roughness varies from 0 to 20 nm, assuming  $A_0 = 100 \times 150 \,\mu\text{m}^2$ . The normalized insertion loss is expressed as  $S_{21}^r / S_{21}^a$ , where  $S_{21}^r$  is the real insertion loss after considering the effect of the surface roughness and  $S_{21}^{\text{a}}$  is the insertion loss. It is noted that the normalized insertion loss increases with the RMS roughness. This is because the larger the RMS roughness, the larger the up-state capacitance. Figure [10.22b](#page-23-0) shows the normalized up-state insertion loss for different initial gaps at 10 GHz with the RMS roughness which is as high as 50 nm. It is observed that the gap lines cross over at 45-nm RMS roughness point. This is because when the RMS roughness is small, the normalized insertion loss is determined mainly by  $S_{21}^a$ . When the initial gap is smaller, the insertion loss  $S_{21}^a$  is larger. This results in smaller normalized insertion loss for smaller RMS roughness. As the RMS roughness increases, the normalized insertion loss increases with the real insertion loss  $S_{21}^r$  and the increase is more significant for a smaller initial gap. At a specific RMS roughness point, the gap lines cross over at a point (45 nm in this chapter) for different initial gaps.

Figure [10.20b](#page-20-0) shows a schematic cross section when the metal bridge is driven down. The metal bridge contacts high points on the surface of the dielectric layer first, producing real contact at a finite number of asperities.

Based on the GW model, the real contact area with respect to the apparent contact area  $A_0$  can be expressed as [\[15\]](#page-35-4)

<span id="page-22-0"></span>
$$
A^* = \frac{A_c}{A_0} = 0.064(\alpha - 0.8968)^{1/2} \times \int\limits_{g'}^{\infty} \left(\frac{z - g'}{\sigma_s}\right) \phi(z) dz
$$
 (10.23)

where  $A^*$  is the normalized contact area,  $A_c$  is the real contact area, and  $g'$  is the separation between the metal bridge and the asperity mean height plane. As the metal bridge approaches the dielectric layer, *g'* decreases.

<span id="page-23-0"></span>



Figure [10.23a](#page-24-0) shows how the normalized down-state contact area changes with the separation of the two surfaces when  $\sigma_s$  is equal to 2, 10, and 20 nm, respectively. It is observed that *A*<sup>∗</sup> is less than 10% and decreases rapidly when the separation increases. When the separation is larger than  $3\sigma_s$ , the contact area is less than 0.95%. According to the roughness distribution, the separation is larger than most of the RMS roughness and therefore the two surfaces hardly have any contact.

The separation  $g'$  is related to the applied load. The total load  $P$  with respect to the apparent contact area  $A_0$  can be calculated as [\[15\]](#page-35-4)

<span id="page-23-1"></span>
$$
P^* = \frac{P}{A_0} = 0.0333E^* m_2^{1/2} (\alpha - 0.8968)^{3/4} \times \int_{g'}^{\infty} \left(\frac{z - g'}{\sigma_s}\right)^{3/2} \phi(z) dz \quad (10.24a)
$$

<span id="page-24-0"></span>



$$
E^* = \left(\frac{1 - \nu_1^2}{E_1} + \frac{1 - \nu_2^2}{E_2}\right)^{-1}
$$
 (10.24b)

<span id="page-24-1"></span>where *E*<sup>∗</sup> is the combination of Poisson's ratios and Young's moduli of the metal bridge and the SiN layer. In the study,  $E_1 = 70$  GPa,  $v_1 = 0.35$  for the metal bridge (Al) [\[22\]](#page-35-11) and  $E_2 = 295$  GPa,  $v_2 = 0.25$  for the SiN dielectric layer [\[23\]](#page-35-12).

The effect of the applied load on the separation  $g'$  is shown in Fig. [10.23b](#page-24-0). The separation is smaller when the applied load is larger. This is because a larger applied load forces the asperities to deform elastically and pushes the two surfaces nearer.

The load *P* on the switch comes from the combination of the electrostatic force and the mechanical restoring force. When the metal bridge is driven down, a DC bias voltage which is called hold-down voltage is needed to balance the mechanical restoring force and to hold the metal bridge at the down-state position. As a result, the load *P* on the metal bridge can be simplified as

<span id="page-25-0"></span>
$$
P = F_e - F_k \tag{10.25a}
$$

$$
F_{\rm e} = \frac{1}{2} C_{\rm d}^{\rm r} \frac{V^2}{t_{\rm d}} \tag{10.25b}
$$

$$
F_{k} = k(g_0 - t_d - g') \tag{10.25c}
$$

<span id="page-25-2"></span><span id="page-25-1"></span>where  $F_e$  and  $F_k$  are the electrostatic force and the mechanical restoring force, respectively.  $C_d^r$  is the real down-state capacitance,  $k$  is the effective spring constant, *t*<sup>d</sup> is the thickness of dielectric layer, and *V* is the applied hold-down voltage.

When all the asperities are assumed to be independent of one another, the real down-state capacitance can be expressed as

<span id="page-25-3"></span>
$$
C_{\rm d}^{\rm r} = C_{\rm d}^1 + C_{\rm d}^2 \tag{10.26}
$$

where  $C_d^1$  is the capacitance results from the area where the metal bridge contacts with the SiN surface, while  $C_d^2$  is the capacitance results from the area where the metal bridge does not contact with the SiN surface. The  $C_d^2$  can be further divided into two parts,  $C_d^{21}$  and  $C_d^{22}$ , which come from the air gap between the metal bridge and the SiN and the SiN itself, as illustrated in Fig. [10.20b](#page-20-0). For simplicity, all these micro-capacitors are assumed as parallel plate capacitors that can be expressed as

<span id="page-25-4"></span>
$$
C_{\rm d}^1 = \frac{\varepsilon_0 \varepsilon_{\rm r} A_0 A^*}{t_{\rm d} + g'}
$$
 (10.27)

$$
\frac{1}{C_d^2} = \frac{1}{C_d^{21}} + \frac{1}{C_d^{22}}
$$
 (10.28a)

<span id="page-25-6"></span><span id="page-25-5"></span>where

$$
C_{\rm d}^{21} = \frac{\varepsilon_0 A_0 (1 - A^*)}{g'} \tag{10.28b}
$$

$$
C_{\rm d}^{22} = \frac{\varepsilon_0 \varepsilon_{\rm r} A_0 (1 - A^*)}{t_{\rm d}} \tag{10.28c}
$$

<span id="page-25-7"></span>where  $\varepsilon_r$  is the dielectric constant of SiN.

Therefore, the normalized down-state capacitance can be expressed as

<span id="page-25-8"></span>
$$
C_{\rm d}^* = \frac{C_{\rm d}^*}{C_{\rm d}^{\rm a}}\tag{10.29}
$$

where  $C_d^a$  is the apparent down-state capacitance which can be expressed as

<span id="page-26-0"></span>
$$
C_{\rm d}^{\rm a} = \frac{\varepsilon_0 \varepsilon_{\rm r} A_0}{t_{\rm d}} \tag{10.30}
$$

Based on Eqs. [\(10.23\)](#page-22-0), [\(10.24a\)](#page-23-1), [\(10.24b\)](#page-24-1), [\(10.25a\)](#page-25-0), [\(10.25b\)](#page-25-1), [\(10.25c\)](#page-25-2), [\(10.26\)](#page-25-3), [\(10.27\)](#page-25-4), [\(10.28a\)](#page-25-5), [\(10.28b\)](#page-25-6), [\(10.28c\)](#page-25-7), [\(10.29\)](#page-25-8), and [\(10.30\)](#page-26-0), Fig. [10.24](#page-26-1) shows how the normalized contact area changes with the applied hold-down voltage. The effective stiffness *k* is assumed to be 40 N/m. It is seen that the normalized contact area increases with the applied hold-down voltage for the same roughness; when the applied hold-down voltage is kept constant, the larger the roughness, the smaller the normalized contact area.

<span id="page-26-1"></span>

Figure [10.25a](#page-27-0) shows the variation of  $C_d^1$  with the applied hold-down voltage when the RMS roughness  $\sigma_s$  is equal to 2 nm, Fig. [10.25bb](#page-27-0) presents  $C_d^{21}$ ,  $C_d^{22}$ , and  $C_d^2$  change with the applied hold-down voltage, and Fig. [10.25c](#page-27-0) shows the variation of  $C_d^r$  and  $C_d^*$  with the applied hold-down voltage. As a result, it is interesting to conclude that (a) the down-state capacitance increases with the applied hold-down voltage and (b)  $C_d^2$  is much larger than  $C_d^1$ ; therefore,  $C_d^r$  is mainly determined by  $C_d^2$ , which means that the down-state capacitance of the capacitive switch is actually determined by the capacitance area where the metal bridge does not contact with the SiN surface.

Figures [10.24](#page-26-1) and [10.25](#page-27-0) can be explained as the average load *P* added between the metal bridge and the rough surface increases with the applied hold-down voltage. Therefore, when the gap  $g'$  becomes smaller the down-state capacitance becomes larger.

The variations of  $C_d^1$ ,  $C_d^2$ ,  $C_d^r$ , and  $C_d^*$  with the applied hold-down voltage for different RMS roughnesses  $\sigma_s$  are shown in Fig. [10.26.](#page-28-0) It can be concluded that

**Capacitance value (pF)**



(c)

<span id="page-27-0"></span>**Fig. 10.25** Variation of down-state capacitance with applied hold-down voltage for 2 nm RMS roughness: **(a)**  $C_d$ ; **(b)**  $C_d^{21}$ ,  $C_d^{22}$ , and  $C_d^2$ ; and **(c)**  $C_d^r$  and  $C_d^*$ [\[19\]](#page-35-8). Copyright/used with permission of/courtesy of IOP Publishing Limited

<span id="page-28-0"></span>

**Fig. 10.26** Variation of down-state capacitance with the applied hold-down voltage: **(a)**  $C_d^1$ , **(b)**  $C_d^2$ , and **(c)**  $C_d^r$  and  $C_d^*$  [\[19\]](#page-35-8). Copyright/used with permission of/courtesy of IOP Publishing Limited

when the RMS roughness increases, all the  $C_d^1$ ,  $C_d^2$ ,  $C_d^r$ , and  $C_d^*$  decrease for the same hold-down voltage.

The reduction in the down-state capacitance leads to a smaller isolation when the metal bridge is driven down. The relationship between the down-state capacitance and the isolation can also be calculated according to Eq.  $(3.6)$ , where  $C<sub>u</sub>$ is replaced by the down-state capacitance  $C_d$  and  $S_{21}$  is the down-state isolation. Assuming  $A_0 = 100 \times 150 \mu m^2$  and  $t_d = 0.15 \mu m$ , the relationship between the normalized down-state isolation and the applied hold-down voltage at 10 GHz is shown in Fig. [10.27.](#page-29-0) It can be seen that the isolation increases with the applied hold-down voltage slowly but decreases as the RMS roughness increases. This variation can be attributed to the fact that the real down-state capacitance increases with the hold-down voltage and decreases with the RMS roughness.

<span id="page-29-0"></span>

**Fig. 10.27** Variation of normalized isolation with the applied hold-down voltage [\[19\]](#page-35-8). Copyright/used with permission of/courtesy of IOP Publishing Limited

# *10.4.3 Experimental Results and Discussions*

The roughness of the dielectric layer arises from the dielectric itself and, more importantly, from the lower DC pad surface damaged by the fabrication steps at elevated temperature, such as the dielectric layer deposition process. The commonly used dielectric layer is SiN which is deposited by PECVD within the temperature range of  $250-300^{\circ}$ C. High temperature leads to the so-called hillock  $[24-26]$  $[24-26]$  or larger grain size of the metal thin film [\[27\]](#page-35-15). The driving force is the compressive stress caused by a large mismatch of thermal expansion coefficients between the metal film and the material under it. It is believed that high strength material, such as Ti and refractory metals, deposited with free of pinholes can reduce this effect.

<span id="page-30-0"></span>

**Fig. 10.28** Surface roughness of different metal thin films after sputtering: **(a)** Ti, **(b)** Cr, **(c)** Al, and **(d)** Cu (the thickness of all metal films is  $0.5 \mu m$ ) [\[19\]](#page-35-8). Copyright/used with permission of/courtesy of IOP Publishing Limited

However, the refractory metal usually has lower resistivity and hence leads to a higher insertion loss in the CPW transmission line.

Figure [10.28](#page-30-0) shows the surface roughness for different metal thin films after sputtering. The surface roughness is examined with an atomic force microscopy (AFM). The substrates used are Si substrate with  $2\text{-}\mu$ m PECVD SiO<sub>2</sub> deposited on them. The metal thickness is  $0.5 \mu$ m. It can be seen that all these metal surfaces have similar roughness under the state of sputtering. However, their surface roughness changes differently after a 0.15-μm SiN is deposited on these metal films that used as lower DC pad as shown in Fig. [10.29.](#page-31-0) For Cr and Ti thin films, the roughness is almost the same, while for Al and Cu, the roughness becomes larger. The increase in the roughness of Al thin film is mainly caused by the "hillock" produced in the film whereas for the Cu thin film it is mainly because of the agglomeration and coalescence of grains. All the parameters of the metal layer are calculated using the GW model based on the measured roughness data listed in Table [10.3.](#page-31-1)

Figure [10.30a](#page-32-0) shows the measurement results of the insertion loss of the switches with different types of metallic thin film under the SiN layer. The insertion losses have been de-embedded by subtracting the insertion loss of the CPW transmission

<span id="page-31-0"></span>

**Fig. 10.29** Surface roughness of different metal thin films after SiN deposition: **(a)** Ti, **(b)** Cr, **(c)** Al, and **(d)** Cu (the thickness of SiN is 0.15  $\mu$ m) [\[19\]](#page-35-8). Copyright/used with permission of/courtesy of IOP Publishing Limited



<span id="page-31-1"></span>

line without the MEMS switches; therefore, these losses are mainly due to the upstate capacitance value. It can be seen that the larger the RMS roughness of the film, the higher the insertion loss. This is consistent with the theoretical analysis results. The ripples in the measured insertion loss are due to the measurement noise. Table [10.4](#page-32-1) lists the calculated and measured normalized up-state capacitance and insertion loss. It can be seen that the measured up-state capacitance and isolation

<span id="page-32-0"></span>

**Fig. 10.30** Measurement results of RF properties versus different metal materials: **(a)** insertion loss and **(b)** isolation (with applied hold-down voltage of 30 V) [\[19\]](#page-35-8). Copyright/used with permission of/courtesy of IOP Publishing Limited

**Table 10.4** Comparison of calculated and measured normalized up-state capacitance and insertion loss (10 GHz)

<span id="page-32-1"></span>

		Ti	$C_{\rm T}$	ΑI	€u
Capacitance	Calculation	1.08	1.21	1.41	1.39
	Measurement	1.21	1.24	1.47	1.51
Insertion loss	Calculation	1.04	1.10	1.19	1.18
	Measurement	1.47	1.51	2.16	3.25

<span id="page-33-0"></span>

		Ti	$\Gamma$ r	ΑI	Cu
Capacitance	Calculation	0.75	0.68	0.32	0.29
	Measurement	0.53	0.35	0.25	0.22
Isolation	Calculation	0.88	0.83	0.53	0.50
	Measurement	0.69	0.56	0.41	0.37

**Table 10.5** Comparison of calculated and measured normalized down-state capacitance and isolation (10 GHz with 30-V hold-down voltage)

increase with the RMS roughness. However, the measured capacitance values and insertion loss are higher than the calculated values. This is because the calculation does not consider the capacitance of the fringing field effect.

Figure [10.30b](#page-32-0) shows the measurement results of the isolation when the metal bridge is driven down. It is obvious that the isolation of the switches with Cu or Al thin films under the SiN dielectric layer is lower compared to the isolation of the switches with Ti or Cr thin films. This is because the RMS roughness of Cu or Al thin film is larger. Table [10.5](#page-33-0) provides the calculated and measured normalized down-state capacitance and isolation. It can be observed that the measured normalized down-state capacitance and the isolation are much smaller than the calculated values. This is because only the effect of the surface roughness is considered in the calculation. Actually, besides the surface roughness, other factors such as non-planarization of the metal bridge and via hole in the metal bridge also have significant impact on the down-state capacitance and the isolation.

<span id="page-33-1"></span>

**Fig. 10.31** Measurement results of the variations of isolation with the applied hold-down voltage with Al thin film under the SiN layer [\[19\]](#page-35-8). Copyright/used with permission of/courtesy of IOP Publishing Limited

Figure [10.31](#page-33-1) indicates the relationship between the measured isolation and the hold-down voltage when Al metal film is deposited under the SiN layer. It is shown that the higher the applied hold-down voltage, the higher the isolation. This further re-enforces the prediction in Fig. [10.27.](#page-29-0)

# **10.5 Summary**

The fabrication process of the capacitive switches, especially the dry etching of the sacrificial photoresist with the oxygen plasma, is characterized and optimized. For the dry etching process, the etching rate of the sacrificial photoresist increases with etching power and oxygen pressure. However, when the etching power is higher than 500 W, the metal bridges are easily damaged. The intrinsic stress in the metal film can be divided into the mean stress and the stress gradient which are determined by the curve fitting of the measured deflection of the cantilever beams and the stress model. For the dry releasing process, when the release power is higher than 500 W, the negative stress gradient in the metal bridge leads to the warp up of the metal bridge and hence increases the pull-down voltage of the metal bridge. The optimized etching power and oxygen pressure used in the releasing process are 430 W and 500 mTorr, respectively.

#### **References**

- 1. A. B. Yu, A. Q. Liu, Q. X. Zhang, A. Alphones, L. Zhu and S. A. Peter, "Improvement of isolation MEMS capacitive switch via membrane planarization," Sensor. Actuator. A: Phys. Vol. 119, 2005, pp. 206–213.
- <span id="page-34-0"></span>2. T. Veijola, T. Tinttunen, H. Nieminen, V. Ermolov and R. Ryhanen, "Gas damping model for a RF MEMS switch and its dynamic characteristics," *Microwave Symposium Digest. IEEE MTT-S International Conference*, Seattle, WA, USA, June 2002, pp. 1213–1216.
- <span id="page-34-1"></span>3. Ansoft Corporation, Ansoft Maxwell HFSS, Release 8.0.25, www.ansoft.com
- <span id="page-34-2"></span>4. W. M. van Spengen, R. Puers, R. Mertens and I. De wolf, "A comprehensive model to predict the charging and reliability of capacitive RF MEMS switches," J. Micromech. Microeng. Vol. 14, 2004, pp. 514–521.
- <span id="page-34-3"></span>5. A. B. Yu, A. Q. Liu, J. Oberhammer, Q. X. Zhang and H. M. Hosseini, "Characterization and optimization of dry releasing for the fabrication of RF MEMS capacitive switches," J. Micromech. Microeng*.* Vol. 17, 2007, pp. 2024–2030.
- <span id="page-34-4"></span>6. D. L. Smith, Thin Film Deposition: Principles and Practice, McGraw-Hill, Inc., New York, 1995, pp. 453–555.
- <span id="page-34-5"></span>7. B. P. van Drieenhuizen, J. F. L. Goosen, P. J. French and R. F. Wolffenbuttel, "Comparison of techniques for measuring both compressive and tensile in thin films," Sensor. Actuator. A: Phys. Vol. 37–38, 1993, pp. 756–765.
- <span id="page-34-6"></span>8. W. Fang and J. A. Wickert, "Determining mean and gradient residual stresses in thin films using micromachined cantilevers," J. Micromech. Microeng*.* Vol. 6, 1996, pp. 301–309.
- <span id="page-34-7"></span>9. A. K. Chinthakindi, D. Bhusari, B. P. Dusch, J. Musolf, B. A. Willemsen, E. Prophet, M. Roberson and P. A. Kohl, "Electrostatic actuators with intrinsic stress gradient I. Materials and structures," J. Electrochem. Soc. Vol. 149(8), 2002, pp. H139–H145.
- <span id="page-34-9"></span><span id="page-34-8"></span>10. J. M. Gere and S. P. Timoshenko, Mechanics of Materials, 3rd edn., PWS-KENT, Boston, MA, 1990, pp. 301–308.
- 11. J. W. Weigold, W. H. Juan, S. W. Pang and J. T. Borenstein, "Characterization of bending in single crystal Si beams and resonators," J. Vac. Sci. Technol. B Vol. 17(4), 1999, pp. 1336–1340.
- <span id="page-35-0"></span>12. P. J. Caber, "Interferometric profiler for rough surfaces," Appl. Opt. Vol. 32, 1993, pp. 3438–3441.
- <span id="page-35-1"></span>13. J. A. Greenwood and J. B. P. Williamson "Contact of nominally flat surfaces," Proc. R. Soc. Lond., Ser. A Vol. 295, 1966, pp. 300–319.
- <span id="page-35-2"></span>14. C. Y. Poon and B. Bhushan, "Comparison of surface roughness measurements by stylus profile, AFM and non-contact optical profiler," Wear Vol. 190, 1995, pp. 76–88.
- <span id="page-35-3"></span>15. J. I. McCool, "Comparison of models for the contact of rough surfaces," Wear Vol. 107, 1986, pp. 37–60.
- <span id="page-35-4"></span>16. J. I. McCool, "Finite difference spectral moment estimation for profiles: the effect of sample spacing and quantization error," J. Precis. Eng. Vol. 4, 1982, pp. 181–184.
- <span id="page-35-5"></span>17. R. W. Carpick, E. E. Flater, J. R. Van Langendon and M. P. de Boer "Friction in MEMS: from single to multiple asperity contact," Int. Congr. Exposition Exp. Appl. Mech. 2002 pp. 282–287.
- <span id="page-35-6"></span>18. G. M. Rebeiz, RF MEMS Theory, Design and Technology, Wiley-Interscience, New York, NY, 2003.
- <span id="page-35-7"></span>19. A. B. Yu, A. Q. Liu, Q. X. Zhang and H. M. Hosseini, "Effects of surface roughness on electromagnetic characteristics of capacitive switches," J. Micromech. Microeng. Vol. 16, 2006, pp. 2157–2166.
- <span id="page-35-8"></span>20. L. Kogut, "The influence of surface topography on the electromechanical characteristics of parallel-plate MEMS capacitors," J. Micromech. Microeng. Vol. 15, 2005, pp. 1068–1075.
- <span id="page-35-9"></span>21. S. Hudlet, J. M. Saint, C. Guthmann and J. Berger J, "Evaluation of the capacitive force between an atomic force microscopy tip and a metallic surface," Eur. Phys. J. B Vol. 2, 1998, pp. 5–10.
- <span id="page-35-10"></span>22. http://www.webelements.com. Accessed 1993–2010.
- <span id="page-35-11"></span>23. O. P. Hugh, Handbook of Thin-film Deposition Processes and Techniques: Principles, Methods, Equipment and Applications, 2nd edn., Noyes Publications, Park Ridge, NJ, 2002.
- <span id="page-35-12"></span>24. D. K. Kim, B. Heiland, D. N. William et al., "Microstructure of thermal hillocks on blanket Al thin films," Thin Solid Films Vol. 371, 2000, pp. 278–282.
- <span id="page-35-13"></span>25. M. Zaborowski and P. Dumania, "Kinetics of hillock growth in Al and Al-alloys," Microelectron. Eng*.* Vol. 50, 2000, pp. 301–309.
- 26. S. Aceto, C. Y. Chang and R. W. Vook, "Hillock growth on aluminum and aluminum alloy films," Thin Solid Films Vol. 219, 1992, pp. 80–86.
- <span id="page-35-15"></span><span id="page-35-14"></span>27. J. C. Lin and C. Lee "Nucleation and growth of Cu thin films on silicon wafers deposited by radio frequency sputtering," Thin Solid Films Vol. 307, 1997, pp. 96–99.