# Formalization of *f*FSM Model and Its Verification

Sachoun Park<sup>1</sup>, Gihwon Kwon<sup>1</sup>, and Soonhoi Ha<sup>2</sup>

 <sup>1</sup> Department of Computer Science, Kyonggi University, San 94-6, Yiui-Dong, Youngtong-Gu, Suwon-Si, Kyonggi-Do, Korea {sachem, khkwon}@kyonggi.ac.kr
 <sup>2</sup> Department of Computer Engineering, Seoul National University, Seoul, Korea 151-742 sha@iris.snu.ac.kr

**Abstract.** PeaCE(Ptolemy extension as a Codesign Environment) was developed for the hardware and software codesign framework which allows us to express both data flow and control flow. The *f*FSM is a model for describing the control flow aspects in PeaCE, but it has difficulties in verifying their specifications due to lack of their formality. Thus we propose the formal semantics of the model based on its execution steps. To verify an *f*FSM model, it is translated into SMV input language with properties to be checked, automatically. As a result, some important bugs such as race condition, ambiguous transition, and circular transition can be formally detected in the model.

Keywords: Finite state machine, Step semantics, Formal verification, Model checking.

## **1** Introduction

To make narrow the gap between design complexity and productivity of embedded systems, hardware/software codesign has been focused as a new design methodology. Various codesign procedures have been proposed, and formal models of computation for system specification by using "correct by construction" principle make ease design validation. The PeaCE[1] is the codesign environment to support complex embedded systems. The specification uses synchronous dataflow (SDF) model for computation tasks, extended finite state machine (FSM) model for control tasks and task-level specification model for system level coordination of internal models (SDF and FSM). It gives automatic synthesis framework from the proposed specification with good results compared with hand-optimized code, and the automatic SW/HW synthesis from extended FSM model, called *f*FSM(flexible FSM), and automatic SW synthesis from task-model is developed. The synthesis framework generates architecture independent code which can be used for functional simulation, design space exploration, synthesis and verification steps by varying the definitions of APIs.

The *f*FSM is another variant of Harel's Statecharts, which supports concurrency, hierarchy and internal event as Statecharts does. Also it includes global variables as

L.T. Yang et al. (Eds.): ICESS 2005, LNCS 3820, pp. 361-372, 2005.

© Springer-Verlag Berlin Heidelberg 2005

<sup>\*</sup> This work was supported in part by IT Leading R&D Support Project funded by Ministry of Information and Communication, Republic of Korea.

memories in a system. This model is influenced from STATEMATE of i-Logix inc.[2] and the Ptolemy[3] approaches. But the formal semantics for internal models is not defined explicitly. Especially, in the case of fFSM(flexible FSM), the absence of formal semantics causes problems such as confidence for simulation, correctness of code generation, and validation of a system specification. Since no formal semantics exit, unexpected behavior may occur after system built and also it dilute original purpose of codesign to produce complex embedded system cost-effectively

In this paper, we define the step semantics for *f*FSM model, which becomes foundation about reliable code generation and formal verification. Step semantics or operational semantics of an *f*FSM defines how the model changes state from one configuration to another on the reception of some events, while it at the same time executes actions consisting of emitting output and internal events and updating of global variables. In this field, many works have proposed, but among these formal semantics, we turned our attention to Erich Mikk's hierarchical automata[4] and Lind-Nielsen's hierarchical state/event model[6].

Hierarchical automata semantics was defined to formally express the STATEMATE semantics of Statecharts described by Harel and Naamad in 1996[5]. After he defined pure hierarchal automata which have no inter-level transition, he described EHA (extended hierarchical automata) to handle the inter-level transition. As the semantics of EHA was presented in the Kripke structure, three rules at EHA were applied to: progress rule, stuttering rule, and composition rule. If any enabled transition is activated, sequential automaton takes progress rule. If an active sequential automaton does not have an enabled transition and the active state is a basic state then the automaton stutters and consumes events. And each automaton delegates its step to its sub-automata with respect to the composition rule. But it wasn't dealt with the delta-delay and variables.

HSEM(Hierarchical State/Event Model), the variant of Statecharts in IAR visualSTATE[7], is based on the Unified Modeling Language(UML) state diagram, where again the UML is based on Harel's Statecharts. Although HSEM has its origin in Statecharts, its semantics is distinguishable. The behavior of the model described N flat parallel machines, where the N is the number of Or-states: serial and history states. Thus a configuration of HSEM consists of exactly one state per each Or-sate, so it may include inactive states. This method is able to perform compositional model checking which one of solution for state explosion problem. However, in the HSEM semantics, there is only use of state reference to express guarding condition, without event occurring.

Firstly, we define the step semantics with concept of the delta-delay, variables and event. And then verifying some system properties, we automatically translate the model to SMV input language with these properties. This translation is based on the proposed step semantics and synchrony hypothesis.

In this paper, the semantics of the *f*FSM model in PeaCE approach is defined by borrowing from EHA and HSEM semantics. In the next section, N flat parallel machine of *f*FSM, *p*FSM, is defined with its example. The definition of step semantics of *p*FMS is presented in section 3, our efforts for debugging a model is described at section 4 and then we conclude the paper in section 5.

## 2 Formal Definition of *p*FSM

#### 2.1 Reflex Game: The Example of *f*FSM Model

This version of reflex game is used for describing formal model of fFSM. The set of input events to the system are *coin*, *ready*, *stop*, and *time*. All but the last are user inputs, while the last generated by system simply counts off time. The game scenario is as follows: after a coin is inserted, ready signal becomes on after a randomly distributed latency. When the ready signal is one, the player should put down the stop button as quickly as possible. Then the output is produced to indicate the time duration between the ready signal and the stopping action. To compute the time duration, we use "remain" and "randn" as variable states. The resultant *f*FSM graph is concurrent and hierarchical.



Fig. 1. fFSM example of reflex game

Initially, each atomic fFSM is triggered by input events and makes a transition when its guard condition is satisfied. If the transition produces internal events, transitions triggered by the internal events are made iteratively until there is no more internal event. After every delta-delay, it clears all existing events and sets newly produced internal events at the previous delta-delay. Briefly, an execution of an atomic fFSM consists of a transition triggered by an input event and subsequent transitions triggered by internal events produced by the previous transition. And variable state and output events keep their values to make them persistent.

### 2.2 Syntax of pFSM

In this section, we introduce definitions about pFSM which is based on the thesis[8]. To define the step semantics of fFSM, we propose N flat parallel machine of fFSM, pFSM. Like an fFSM, there exit events, global variables, states, and transition.

*I*, *O*, and *IT* are sets of input events, output events, and internal events, respectively. Unlike previous definition of the event of *f*FSM, these sets disjoint each other. Each event  $e_i$  in  $I \cup O \cup IT = \{e_1, ..., e_n\}$  is composed of its domain  $D_i$  and initial value  $d_i$ , and  $val(e_i)$  denotes current value of the event. *Simple* FSM is defined by 4-tuples  $(S, s^0, T, scr)$ , where *S* is a set of states,  $s^0$  is the initial state, and *T* is set of transition relations. In the PeaCE approach, dataflow models are controlled by external signals generated by *f*FSM, which can be labeled at a proper state as a set of atomic proposition. We call the labels *scripts*, and *Script* represents the set of all scripts occurring in the *f*FSM. Thus,  $scr: S \rightarrow 2^{Script}$  is the label function to map a set of scripts into a state.

*f*FSM has two types of composition like other variants of Harel's Statecharts: concurrent and hierarchical compositions. HSEM used N flat parallel machines for describing its operational semantics, because BDD(Binary Decision Diagram) could be easily represented and the compositional model checking applied. In this paper, we refer to HSEM semantics to define the *f*FSM semantics.

**Definition 1 (pFSM).** Now, formal semantics of *f*FSM is defined as *N* flat parallel machines *p*FSM. *pFSM* = (*I*, *O*, *IT*, *M*,  $\gamma$ , *V*), where *I*, *O*, *IT* are set of events above, *V* is a set of global variables,  $V_j \in (D_j, d_j)$ , and  $M = \{m_1, ..., m_n\}$  is the set of simple FSM. Let  $\Sigma = \bigcup_{i=1}^n S_i$  be the set of all states in *M*, hierarchical relation  $\gamma$  maps a state to the set of machines which helpes to the state.

the set of machines which belong to the state:  $\gamma: \Sigma \to 2^M$ .

The hierarchical function  $\gamma$  has three properties: there exist a unique root machine, every non-root machine has exactly one ancestor state, and the composition function contains no cycles. Let  $sub: \Sigma \to 2^{\Sigma}$ , and  $sub(s) = \{s' | M_i \in \gamma(s) \land s' \in S_i\}$  is another function to relate between a super state and its sub states.  $sub^+$  denotes the transitive closure of *sub* and *sub*\* denotes the reflexive transitive closure of *sub*.

**Definition 2 (Simple FSM).**  $m_i = (S_i, s_i^0, T_i, scr_i)$ 

- i.  $S_i = \{s_i^0, s_i^1, \dots, s_i^n\}$  is the finite set of states of  $m_i$ ,
- ii.  $s_i^0$  is a initial state,
- iii.  $T_i$  is the set of transition of  $m_i$ , and a transition  $t \in T_i = (s, g, A, s')$  is composed of source and target states  $s, s' \in S_i$ , guarding condition g which is Boolean expression, and set of actions A,
- iv.  $scr_i: S_i \rightarrow 2^{Script}$  is a function to map a set of script into a state.

Guards that include variables and events have the following minimal grammar.

$$G ::= true \mid \neg G \mid G_1 \land G_2 \mid e < Exp \mid e = Exp \mid v < Exp \mid v = Exp$$
$$Exp ::= n \mid v \mid Exp_1 \bullet Exp_2,$$

where *n* is an integer constant,  $v \in V$  is a global variable,  $\bullet \in \{+, -, \times, /\}$  represents a set of binary operators. To select some facts of a transition t = (s, g, A, s'), following projection functions are useful: *source*(*t*) = *s*, *target*(*t*) = *s'*, *guard*(*t*) = *g*, *action*(*t*) = *A*.

Also, in a set of actions A, each action element  $a \in A$  consists of variable assignment or event emission:

$$a ::= v := Exp \mid e := Exp.$$

For an action element, following three projection functions are used, because an action set is composed of updating variables, emitting some output events, and producing internal events.

$$update(A) = \{v \coloneqq Exp \mid \exists v \in V. (v \coloneqq Exp) \in A\}$$
$$output(A) = \{e \coloneqq Exp \mid \exists e \in O. (e \coloneqq Exp) \in A\}$$
$$signal(A) = \{e \coloneqq Exp \mid \exists e \in IT. (e \coloneqq Exp) \in A\}$$

Figure 2 shows pFSM corresponding to figure 1, and the below example presents the definition of figure 2.

$$\begin{split} I &= \{ coin, ready, stop, time \}, O &= \{ game\_on, waitGo, waitStop, ringBell, tilt, game\_over \} \\ IT &= \{ timeset, timeout, error, exit \}, V &= \{ randn, remain \} \\ M &= \{ m_1, m_2, m_3, m_4 \}, \gamma(m_1) &= \{ m_3, m_4 \}, \gamma(m_2) &= \gamma(m_3) = \gamma(m_4) = \emptyset, \\ m_1 &= (S_1, s_1^0, T_1, scr_1), S_1 &= \{ GameOff, GameOn \}, s_1^0 &= GameOff, \\ T_1 &= \{ (GameOff, coin = 1, \{ game\_on = 1, timeset = 1000 \}, GameOn), \\ (GameOn, exit = 1, \{ game\_over = 1, ringBell = 1 \}, GameOff), \\ (GameOn, error = 1, \{ game\_over = 1, tilt = 1 \}, GameOff) \}, scr_1 &= \emptyset \\ &\cdots \end{split}$$



Fig. 2. Flatten machine pFSM

## **3** Semantics of *p*FSM

Step semantics or operational semantics of an *f*FSM defines how the model changes state from one configuration to another on the reception of some events, while it at the same time executes actions consisting of emitting output and internal events and updating of global variables.

**Definition 3 (Configuration).**  $\Delta$  represents the whole configurations of *p*FSM model, for each  $m_i$  of *p*FSM, its formal definition is  $\Delta = \{\{s_1, ..., s_n\} | \exists s_i \in S_i, 0 < i \le n\}$ .  $\delta_0 \in \Delta$ ,  $\delta_0 = \{s_1^0, ..., s_n^0\}$  is an initial configuration.

Erich's definition of a configuration is a set of active states, so the size of the set is not fixed. But the size of a configuration  $\delta$  is the same of the set of machines *M*, so we need to define which state is active.

**Definition 4** (Active state). It can be defined that a state *s* is active in configuration  $\delta$  as follow:

$$\delta \models s \text{ iff } \forall s' \in \sum s \in sub^*(s') \Rightarrow s' \in \delta.$$

**Definition 5 (Satisfiability).** To decide which transition is enabled, given the set of events  $E \subseteq 2^{I} \cup 2^{IT}$  and the current configuration  $\delta$ , configuration  $\delta$  and events E satisfies a guard g,  $\langle \delta, E \rangle \models guard(t)$ , is defined inductively.

 $\begin{array}{l} \langle \delta, E \rangle \vDash true & iff \quad true \\ \langle \delta, E \rangle \vDash \neg G \quad iff \quad not \ \langle \delta, E \rangle \vDash G \\ \langle \delta, E \rangle \vDash G_1 \land G_2 \quad iff \quad \langle \delta, E \rangle \vDash G_1 \ and \ \langle \delta, E \rangle \vDash G_2 \\ \langle \delta, E \rangle \vDash e < Exp \quad iff \quad e \in E \ and \ val(e) < val(Exp) \\ \langle \delta, E \rangle \vDash e = Exp \quad iff \quad e \in E \ and \ val(e) = val(Exp) \\ \langle \delta, E \rangle \vDash v < Exp \quad iff \quad val(v) < val(Exp) \\ \langle \delta, E \rangle \vDash v = Exp \quad iff \quad val(v) = val(Exp), \end{array}$ 

where val(n) = n, val(e) denotes the current value of event *e*, and val(v) denotes the current value of variable *v*.  $val(Exp_1 \bullet Exp_2) = val(Exp_1) \bullet val(Exp_2)$ .

**Definition 6 (Enabled transition).** Through the definitions of active states and satisfiability relation, we define a set of enable transitions for each active state.

$$ET = \{t \mid \forall i \in \{1, ..., n\} : t \in T_i \land \langle \delta, E \rangle \vDash guard(t) \land \delta \vDash source(t)\}$$

**Definition 7 (Executable transition).** The set of executable transitions are nonconflicting set of transitions and every simple FSM must contribute at most one transition. As *f*FSM model has no inter-level transition, the conflict only occurs between two transitions which have different and comparable priorities.

 $\begin{aligned} XT &= \{t \in ET \mid \neg \exists t' \in ET.source(t) \in sub^+(source(t'))\}, \\ \forall m_i \in M. \mid XT \cap T_i \mid \leq 1 \end{aligned}$ 

**Definition 8 (LKS).** Step semantics of *p*FSM is defined by *LKS*(Labeled Kripke Structure).  $LKS = (Q, q_0, R, L)$  is defined:

$$Q = \{q_0, \dots, q_n\} \text{ is the finite set of states in LKS,}$$
  

$$q_0 = (\delta_0, \emptyset, c_0) \text{ is an initial state,}$$
  

$$R \subseteq Q \times 2^{Act} \times Q \text{ is the set of transitions with label as the set of actions,}$$
  

$$L: Q \to 2^{Script} \text{ is label function such that } L(q_i) = \bigcup_{\forall s = i\delta} Scr(s) \cdot$$

The step could be explained both micro step and macro step. The micro step stands for one step triggered by input or internal events, and macro step is a finite sequence of micro steps each of which is triggered by one input event or consequent internal events until the produced internal event won't exit any more.

## **Definition 9 (Micro step).** $(\delta, E, c) \xrightarrow{Act} (\delta', E', c')$

Given the current configuration  $\delta$  and the set of events *E*, the next configuration  $\delta'$  is defined as follow:

$$\delta' = \{s' \mid \forall s \in \delta : \exists t \in XT. (s = source(t) \Rightarrow s' = target(t)) \\ \lor (s \in sub^+(source(t)) \Rightarrow s' = reset(s)) \\ \lor (s \notin sub^*(source(t)) \Rightarrow s' = s)\}$$

where  $reset(s) = s_i^0$ ,  $s \in sub(s'') \land m_i \in \gamma(s'') \land s \in S_i$ 

$$E' = \bigcup_{\forall t \in XT} signal(action(t)),$$

and c' = L(q'),

$$Act = \bigcup_{\forall t \in XT} output(action(t)) \cup \bigcup_{\forall t \in XT} update(action(t))$$

**Definition 10 (Macro step).** Step semantics of *p*FSM is represented by  $q \xrightarrow{Exe} q'$ , called *an execution*, which is triggered by input event and produces cascaded input events. Thus one input event and consequent internal events make transitions until any internal event cannot be produced. After each micro step, all previous events are consumed by delta-delay. In the following definition, k > 1 is the first *k* which makes  $E_{i,k}$  to  $\emptyset$ , and  $Exe_i = \bigcup_{\forall 0 < j < k} Act_j$  is a set of all actions during macro step.

$$(\delta_{i}, E_{i}, c_{i}) \xrightarrow{Exe_{i}} (\delta_{i+1}, \emptyset, c_{i+1}) \text{ iff } (\delta_{i,1}, E_{i,1}, c_{i,1}) \xrightarrow{Act_{i}} \cdots \xrightarrow{Act_{k-1}} (\delta_{i,k}, \emptyset, c_{i,k}).$$



Fig. 3. Example of micro step(a) and macro step(b)

When input event "*coin*" occurs, control of the system is moved from the initial configuration {GameOff, TimeInit, Ready, Rand} to {GameOn, wait, Ready, Rand}. For error detection, we define three kinds of error: Race Condition(There can be multiple writers for an output event or a variable state during an execution of *f*FSM

model), Ambiguous transition(Multiple transitions from one state can be enabled simultaneously), and Circular transition(There can be exist circular transitions by cascaded transitions).

For example, if a snapshot of the system contains a configuration {GameOn, Wait, Ready, Rand}, occurring event set is consist of user event "*ready*" and system event "*time*", and variable *remain* is zero, although it is a rare case, it breaks the output constraint that output value must be persistent during one execution, since *remain* have multiple assignments. Table 1 presents it.

events	Configuration	Actions					
{time, ready}	{GameOn, Wait, Ready, Rand}	{waitGo:=1, remain:=0}					
{timeset, timeout}	{GameOn, TimeInit, Go, Rand}	{waitStop:=1, remain:=randn*128}					
{timeset}	{GameOn, Wait, Stop, Rand}	{ remain:=1000}					
Ø	{GameOn, Wait, Stop, Rand}	-					

Table 1.	Violation	of Race	Condition	for a	variable	"remain"
----------	-----------	---------	-----------	-------	----------	----------

## 4 Debugging *f*FSM Model

### 4.1 Stepper: Simulation Tool for *f*FSM Model

To debug a model, simulating a system model is widely used. In the PeaCE approach, integrated simulation is provided. But it could not simulate control model only. Thus, we develop a simulation tool for *f*FSM model with respect to our step semantics. Figure 4 shows the framework of the Stepper.

Stepper receives textual description of *f*FSM model written by design tool in the PeaCE framework. Then, it presents a model like a tree structure and input event generator. Input events generated by a user execute one macro step. The Stepper, then, shows all micro steps during one execution. Also it provides translation from *f*FSM to SMV, with some important properties to be checked automatically. In figure 5, as you can see, after "*time*" and "*ready*" events occur, the variable *remain* is updated in twice 999, 384 at the macro step, STEP[2].



Fig. 4. Framework of the Stepper

🌆 Steper								G	🛙	)
File Simulation Verification	🐇 Eve 🗆 🗆 🔯									
C Root	ut time	-	Trace	Result Log	1					
🛉 🛄 game_FEM	• unie		STEP	STEPT	STEPH	1	STEP12	1	_	
Machines     Machines	🗖 coin		Rectine1	CameOff	CemeOn	CameOn	GameOn	Game	On	
🔶 🛄 blachine1			Nachine2	Timeint	Timeinit	Wat	V/ait	Yélait.	_	
👇 🛄 Machine2	ready		Mschine3	Ready	Ready	Ready	SD	Go		
~ □ kit_State			Machine4	Rand	Rand	Rand	Rand	Rand		
🗢 🗂 State	stop		time	C	0	0	1	0		
e- 📑 Transition	E.s.		coin	0	1	0	D	0		
🔶 🔚 Machine 2_t1	Fire		rescy	0	0	6	1	0		
e 🚰 Machine2_2		-	\$10.0	0	0	0	0	0		
- Courte : Wait			game_o+e	r U	0	0	0	0		
- Court Court	ion : limerel 38 nonsirerell		well'on	è	è	6	1	0	_	
action	and a reaction of the second second		waltSing	ő	0	0	0	0		R
Tamel: Time	- 11		ringBell	0	0	0	0	0	32	arning 🛛 🚨
Target. This			111	0	0	0	0	D	Race	Condition Violation
⊶ [ Machine2_S			deft.	0	0	0	0	0		and
► 🔚 MachineZ_H			en or	)C	0	0	0	D		UN
⊷ 🚞 Machine Z_72			timeout	0	0	0	D	D	_	1
<ul> <li>Machine3</li> </ul>		н	timeset	0	1000	1000	384	384		
<ul> <li>Machine4</li> </ul>			remain	C	0	1000	333	384	_	
InputEvent			randn	3	3	3	Z	z		
🔶 🛄 time			INCTION.		remain=1		remain=1			
🗠 🛄 coin		Ξ	<						>	

Fig. 5. Detecting a race condition violation via simulation in Stepper

### 4.2 Model Checking *f*FSM Model

Simulation is very useful tool to present an error in a model, tracing an execution path step by step. But by simulation, it is apt to spend much time or in some cases may be impossible to detect an error. So more efficient debugging, automatic and formal technique is required. Our tool provides formal verification which is implemented by translating *f*FSM into SMV. Figure 6 shows the result of detecting a race condition violation via model checking and the result is the same of simulator's.

Steper													
File Simulation Verification													
T Root		Trace	Res	ut Los									
C game FSM		100000	100		1	*****			1				
e CT Machines				STEP[1]	STEP(2)	STEP[3]	STEP[4]	STEP[5]	STEP(6	STEP	[7] STEP	8)	
in CT Martinet		Machinel		oameor	oameor	GameOn	QameQn	OameOn	iQameQ1	🔩 Prop	ertv		
A CT Machine?		Machines	11	0	0	0	0	0	0	User Specifica			
A still box Chain		Machines	-12 1	0	1	0	0	0	10			ification	tion
- Current Corana		Mactimen	-	Timeind	Timent	Timeina	Delana.	No.	No.	- over operation			
State		Maccarile a		11mieucia	1100601E	A RUMANE	evan.	AAAU	14.90				
Transtion		Macciente 2	-	0	<u> </u>	-	0	6	0				
Machine2_t1		Maccurie,	100	0	-	4	0	-	0				
Source : Timeinit		Macristie J		0	-	0	0	-		General Specification		pecification	
- Ouard Condition : timeset=0	1	Machine 7	-	0	6	10	0	6	-				
e Cation		Machine		Ready	Reath	Braty	Beaty	Ready	Reath		No unused compo		
		Machine	11	0	10 CELORAGE	10	0	in the second se	1				
		Machine	12	0	6	ő	0	6	8	U U U	No unreacha	able guards	
Target: Wat		Machine	13	0	6	0	0	6	6	No unambiguous transition			
- Machine2_12		Machine?	14	0	0	0	10	6	0	No deadlock Circular Transition check Rec condition violation			
Machine2_t3		Machine	H	0	5	0	0	5	6				
→  →  Machine2_34		Machine?	16	0	6	0	0	6	0				
Machine 2 15		Machined		Rand	Rand	Rand	Rand	Rand	Rand				
<ul> <li>CTMachine3</li> </ul>		Machine	11	5	ð	0	0	0	1				
and CT ind Chick		Machine4	12 3	0	0	0	0	0	0				
CT State		coin	-	0	1	0	0	0	0				
- Los arang		error		0	0	0	0	0	0		Checking		
Y i Iransiaon		exit	-	0	0	0	0	0	0			meening	
Machine3_11		randn.		3	3	3	3	3	3				
Source : Ready		ready	-	0	0	0	0	0	1		177	1.11	
Guard Condition : ready==1		remain	- 1	0	0	0	1005	1000	t000	999	384		
e C Action		stable	1	1	0	0	0	1	0	0	0		
D wattinet		stop	-	0	0	0	0	0	0	0	0		
C Providence		Sme .	1	0	0	0	0	0	1	0	0		
- [] Immerentation,128		tmeout	1	0	ò	0	0	0	0	0	0		
Target: Go		smeset	1	0	0	1000	0	0	0	384	0		
o- (11) Machine 3, 12	-	update n	em i	0 .	0	0	1	0	10	1	1	v	

Fig. 6. Detecting a race condition violation via model checking

### 4.3 Translation fFSM Model to SMV

Our translation rules are based on Chan[10] and Clarke[11]. Following translation rules are based on the step semantics defined in the previous section.

**Rule 1 (Machine and states).** For each machine,  $m_i = (S_i, s_i^0, T_i, scr_i)$ , machine and its states are encoded as *VAR*  $m_i : S_i$ ; *ASSIGN init* $(m_i) = s_i^0$ ;.

**Rule 2 (Transitions).** Transition relations can be expressed in SMV through the definition 6. For  $m_i = (S_i, s_i^0, T_i, scr_i)$  and  $t \in T_i$ , each transition *t* in  $m_i$  is encoded as *DEFINE*  $m_i \_ t := up^*(source(t)) \& guard(t);$ , where  $up(s) = \{s' | M_i \in \gamma(s') \land s \in S_i\}$  is the function to return a super-state of *s* and  $up^*$  is transitive reflexive closure of *up*.

```
DEFINE
Machine1_t1 := Machine1 = GameOn & error=1;
VAR
Machine1 : {GameOff, GameOn};
ASSIGN
init(Machine1) := GameOff;
next(Machine1) :=
case
Machine1_t1 : GameOff;
i
1 : Machine1;
esac;
```

**Rule 3** (Synchrony hypothesis). To express synchrony hypothesis in SMV, we define a particular variable *stable*, which means that a system stays in stable state where any events does not occur. *stable* is also used in formulating circular transition and race condition. When sets of internal events, input events and variables are respectively {*internal*<sub>1</sub>, ..., *internal*<sub>1</sub>}, {*input*<sub>1</sub>, ..., *input*<sub>m</sub>} and {*variable*<sub>1</sub>, ..., *variable*<sub>n</sub>}, the translation rule is:

**Rule 4 (Input event).** Every input event e whose initial value is d and domain D is [min, ..., max] can be translated as follow:

**Rule 5 (Output event and internal event).** For a transition t = (s, g, A, s') and each output or internal event *e* whose initial value is *d*, through a set of transitions  $\{t_1, ..., t_n\}$ , a set of expressions  $\{exp_1, ..., exp_n\}$  and  $\{e := Exp \mid \exists e \in O \cup IT.(e := Exp) \in A\}$ , the translation rule can be expressed as follow:

```
VAR
    e: min ... max;
ASSIGN
    init(e) := d;
    next(e) :=
        case
        t<sub>1</sub>: Exp<sub>1</sub>;
        i.
        t<sub>n</sub>: Exp<sub>n</sub>;
        1 : 0;
        esac;
```

**Rule 6 (Variable).** While default value of event e is 0 because of delta-delay, each variable v stores its previous value. This rule of variable is similar with Rule 5.

Table 2 shows CTL templates for some important properties which can be automatically generated for user's convenience. The first three are trivial, but the rest are more complex.

Properties	CTL formulae
No unused	<b>EF</b> component <sub>1</sub> $\land \land$ <b>EF</b> component <sub>n</sub>
components	
No unreachable guard	<b>EF</b> $(s_i \wedge \mathbf{EX} s_j)$ , <i>source</i> $(t) = s_i$ and <i>target</i> $(t) = s_j$
No unambiguous	$\mathbf{AG} \neg ((t_1 \land t_2) \lor (t_2 \land t_3) \lor (t_1 \land t_3)),$
transitions	where $\{t_1, t_2, t_3\}$ is a set of outgoing transition from the same state.
No deadlocks	$\neg$ <b>EF AG</b> <i>Deadlock(fT)</i> ,
INU UCAUIOCKS	where $Deadlock(fT) = -\bigcup_{t \in fT} t_n$
No divergent behavior	$\mathbf{AG}(\neg stable \Rightarrow \mathbf{A}[\neg stable \mathbf{U} stable])$
Race condition violation	$\mathbf{AG} ((update(v) \land \neg stable) \Rightarrow \mathbf{AX} \mathbf{A}[\neg update(v) \mathbf{U} stable])$ $\mathbf{AG} ((emit(o) \land \neg stable) \Rightarrow \mathbf{AX} \mathbf{A}[\neg emit(o) \mathbf{U} stable])$

Table 2. Built-in properties and its CTL formulae

In below table, components might be all states, events and variables. Checking about a guard is replaced with whether the transition labeled by the guard is enabled or not. Ambiguous transitions must be checked in all states with their possible transitions. In the formula encoding the deadlock, fT denotes a set of all transitions of a model. The formula to detect circular transition, "AG( $\neg$ stable  $\Rightarrow$  A[ $\neg$  stable U stable])", means "whenever the system is in an unstable state, eventually it must reach a stable state." To formulate the race condition, the additional functions update and emit are introduced. Encoding update or emit for each output event or variable could be implemented by a new Boolean variable. Thus, user can select some properties or type in CTL properties.

## 5 Conclusions

*f*FSM is a model for describing the control flow aspects in PeaCE, but due to lack of their formality, it has difficulties in verifying the specification. In this paper, for lifting the reliability for code generation in the codesign framework and enabling formal verification of the control model, we defined the step semantics for the *f*FSM model. And we implemented tool to simulate and verify an *f*FSM model. As a result, some important bugs such as race condition, ambiguous transition, and circular transition can be formally detected in the model. Especially, to obtain the convenience of user to check properties, we constructed some templates for automatic generation of specifications. Now we are developing a specific model checker for *f*FSM and researching an effective abstraction technique to be applied in the new model checker.

## References

- D. Kim, S. Ha, "Static Analysis and Automatic Code Synthesis of flexible FSM Model", ASP-DAC 2005 Jan 18-21, 2005
- 2. iLogix: http://www.ilogix.com/
- 3. http://ptolemy.eecs.berkeley.edu/
- 4. E. Mikk, Y. Lakhnech, M. Siegel, "Hierarchical automata as model for statecharts", LNCS Vol. 1345, Proceedings of the 3rd ACSC, pp. 181-196, 1997.
- 5. D. Harel, A. Naamad, "The STATEMATE semantics of statecharts", ACM Transactions on Software Engineering Methodology, 5(4), October 1996.
- J. Lind-Nielsen, H. R. Andersen, H. Hulgaard, G. Behrmann, K. J. Kristoffersen, K. G. Larsen, "Verification of Large State/Event Systems Using Compositionality and Dependency Analysis", FMSD, pp. 5-23, 2001.
- 7. IAR: http://www.iar.com/products/vs/
- D. Kim, "System-Level Specification and Cosimulation for Multimedia Embedded Systems," Ph.D. Dissertation, Computer Science Department, Seoul National University, 2004.
- 9. J. B. Lind-Nielsen, "Verification of Large State/Event Systems," Ph.D. Dissertation, Department of Information Technology, Technical University of Denmark, 2000.
- 10. W. Chan, "Symbolic Model checking for Large software Specification," Dissertation, Computer Science and Engineering at University of Washington, pp. 13-32, 1999.
- E. M. Clarke, W. Heinle, "Modular translation of Statecharts to SMV," Technical Report CMU-CS-00-XXX, CMU School of Computer Science, August 2000.