ORIGINAL RESEARCH

Development of Noise Tolerant Document Image Binarization Technique Employing an Accurate Square Root Circuit

Shyamali Mitra¹ · Debojyoti Banerjee1 · Mrinal K. Naskar2

Received: 5 May 2022 / Accepted: 21 October 2022 / Published online: 17 December 2022 © The Author(s), under exclusive licence to Springer Nature Singapore Pte Ltd 2022

Abstract

Stochastic computing (SC) is a re-emerging paradigm that is inherently immune towards noise and shows low area and power implementation of conventional binary logic based approaches. A stochastic square root circuit is proposed, which shows faster convergence and less hardware area compared to the state-of-the-art methods and can be used for efficient real time implementation of various algorithms that employ the square root circuit. In this paper, the Nick's binarization algorithm is introduced as a case study to identify its promise using various statistical metrics. This paper also introduces structural modifcations of some of the basic stochastic circuits obeying certain boundary conditions. A squarer circuit requiring the least number of delay elements is calculated to reduce the hardware cost.

Keywords Document image binarization · OCR · Stochastic logic elements · Nick algorithm · Square root circuit · Noise tolerant

Introduction

Image binarization is a critical preprocessing step in document processing applications, including Optical Character Recognition (OCR) and degraded document image recovery. Traditional binarization techniques such as Niblack, Sauvola, Nick etc. generally do not perform well on historical data as they are embedded with diferent types of noise. To address this problem, researchers are exploring an alternate paradigm for document image binarization to achieve improved noise tolerant behaviour [[1\]](#page-12-0).

This article is part of the topical collection "Advances in Applied Image Processing and Pattern Recognition" guest edited by K. C. Santosh.

 \boxtimes Shyamali Mitra shyamalimitra.iee@jadavpuruniversity.in

Debojyoti Banerjee dbanerjee181@gmail.com

Mrinal K. Naskar mrinaletce@gmail.com

¹ Instrumentation and Electronics Engineering, Jadavpur University, Kolkata, West Bengal, India

² Electronics and Telecommunication Engineering, Jadavpur University, Kolkata, West Bengal, India

We introduce stochastic computing as another paradigm for computing Nick's threshold estimation in this research, which has been shown to be more robust and area efficient for intrinsically noisy document datasets. As a proof of concept, we tested the proposal using the Bickley Diary and Monk Cuper datasets. Our stochastic pipelined architecture shows a huge reduction in design complexity, area, and power consumption while also vastly improving noise and fault tolerance capability. The computation of local threshold is done in a 9×9 pixel-sized window in an image of size $M \times N$ (for both conventional and Stochastic). Another issue is the calculation of the standard deviation within the local window that involves the calculation of square root using the Newton–Raphson method. This requires a large circuit size and computational burden [[2\]](#page-12-1). As a result, increased hardware complexity is a major area of concern in the implementation of the local thresholding algorithms. So, we propose a stochastic square root circuit using the modifed blocks that shows faster convergence, greater accuracy and less hardware area compared to the state-of-the-art methods.

The contributions in the present work can be highlighted as; (a) A stochastic square root circuit has been proposed showing faster convergence and greater accuracy compared to the state-of-the-art methods [[3](#page-12-2), [4](#page-12-3)], (b) Modifed arithmetic logic blocks that give accurate results over the entire input range. The results are verifed using suitable graphs,

 $\overline{1}$ $\overline{}$

 $\overline{3}$

 $\overline{}$

 $\overline{50}$ $S₁$

D.

P.

 P_{c}

(c) A stochastic architecture of Nick's binarization algorithm is proposed using the square root and squarer unit which is more robust and noise tolerant than the conventional implementation. Two standard datasets are tested using diferent statistical parameters.

Stochastic Logic Units (SLU)

In a paradigm proposed by Gaines [\[5\]](#page-13-0) and Poppelbaum [\[6\]](#page-13-1), logical computations are done on stochastic numbers. Each real valued number is represented using a stream of 1*s* and 0*s*. In a stochastic number *X*, the probability of 1 in *X* is denoted as p_x . Then, p_x can be estimated from the ratio $\frac{n_1}{n}$, where n_1 is the number of 1's in *X*, e.g, $p_x = \frac{4}{8}$ may be represented by 01011001. Such form of representation of stochastic numbers is popularly known as Unipolar encoding [\[5](#page-13-0)]. Stochastic Logic Unit consists of combinational and sequential elements [\[5](#page-13-0)]. To design the square root circuit we use the modifed stochastic blocks as well as some basic blocks to reduce the hardware resource utilization of the overall circuit.

Absolute Subtraction

Absolute subtraction of two numbers i.e, $p_z = |p_x - p_y|$ can be performed using an XOR gate acting on correlated inputs [\[7](#page-13-2)] (shown in Fig. [1\)](#page-1-0). To generate correlated numbers, same LFSR can be used to generate two numbers or two diferent LFSRs with a correlator circuit.

Stochastic Mean Circuit (SMC)

2*n* input bit streams can be averaged using a 2*ⁿ* ∶ 1 MUX with *n* select bitstreams each representing a certain probability. Figure [2](#page-1-1) represents an 8 : 1 MUX calculating the average of 8 inputs as $p_7 = (p_0 + p_1 + p_2 + p_3 + p_4 + p_5 + p_6 + p_7)/8$ [\[8](#page-13-3)].

Fig. 3 The Stochastic to binary number converter

Fig. 4 Division circuits **a** JK Flip fop implementing division **b** COR-DIV Block

Stochastic Number Storage

A 2*ⁿ* -bit SN that is generated from an *n*-bit binary number can be stored efectively in an *n*-bit register in binary format for further processing (See Fig. [3\)](#page-1-2). The result of the stochastic computation is stored using a counter that counts the number of 1s in a bitstream and stores it in a register. Thus, for a 256-bit sequence, we need only an 8-bit register for its effective storage [[5\]](#page-13-0).

Stochastic Division Circuit

There are various division circuits that are proposed in the literature [\[3,](#page-12-2) [5](#page-13-0), [9\]](#page-13-4). Gaines [\[5\]](#page-13-0) implemented an approximate division circuit using a single JK FF. The state equation that describes Boolean operation of a JK FF is given as $Q^+ = J \cdot \overline{Q} + Q \cdot \overline{K}$ where J and K are the two inputs to the JK fipfop. If the inputs are uncorrelated then using the Lemma 1 of [\[10](#page-13-5)], Q^+ is replaced by p_q and \overline{Q} by $(1 - p_q)$. The input stochastic bit stream acting as the divisor (p_{y2}) is given to the K input and the dividend (p_{x1}) is given to the J input of the FF. The JK FF implements an approximate division given by Eq. [1](#page-1-3).

$$
p_q = \frac{p_{x1}}{p_{x1} + p_{x2}}.\tag{1}
$$

However, the circuit in Fig. [4](#page-1-4)a has a limited accuracy when the input signal probabilities become comparable. Other circuits using the Gaines ADDIE block controlling

Fig. 6 A Squarer circuit

output in a closed loop negative feedback have also been suggested in the literature, e.g., [[5\]](#page-13-0), Chen and Hayes [\[9](#page-13-4)] etc.

Multiplication and Squaring Operation

Stochastic multiplication of two uncorrelated inputs as shown in Fig. [5](#page-2-0) can be done using an AND gate [[5\]](#page-13-0) and is given by, $p_z = p_x p_y$. Two bitstreams are said to be uncorrelated iff, $p_{xy} = p_x p_y$. However, the results are not accurate if the numbers are positively or negatively correlated [[7\]](#page-13-2).

However, the squaring operation [[11](#page-13-6)] cannot be performed accurately by simply giving the stochastic bitstream as inputs to the AND gate. Thus, instead of square of SN it produces the number itself [\[7](#page-13-2)], i.e, $p_x \cdot p_x = p_x$

This happens due to high auto-correlation between inputs. Hence, it is necessary to decrease correlation between the given input sequence and then multiply using an AND gate (Fig. [6\)](#page-2-1). This can be performed in many ways one of which is using two diferent LFSRs for generating the same input probabilities and then multiplying using AND gate [\[3](#page-12-2)]. This produces accurate results but the hardware cost increases considerably as separate LFSRs are required for generating the inputs.

An alternate solution to this problem was proposed by Gaines [[5\]](#page-13-0) using isolators to reduce the correlation between numbers and fnd square using an AND gate. The number of isolators required to perform the squaring operation with desired accuracy was found. It was observed that number of isolators depends upon the seed polynomial chosen in the LFSR and the progressive precision of the LFSR [\[12\]](#page-13-7).

In order to estimate the correct and minimum number of decorrelator circuit uncorrelate a given number, an error analysis is conducted. The absolute values for diferent number of delay elements $(N = 1, 2, 3, 4, 5)$ is calculated and is plotted in Fig. [7.](#page-2-2) It is observed that for $N = 5$, the sequences exhibit least value of *SCC* and hence the squaring operation can be done accurately. This also allows least number of decorrelator circuits thereby reducing the hardware complexity.

Fig. 7 Absolute error vs Probability values for diferent delays

Fig. 8 2:1 MUX implementing **a** scaled addition $p_z = p_x(1 - p_x) + p_x p_y$ **b** scaled subtraction tion $p_z = p_x(1 - p_s) + p_y p_s$ **b** scaled subtraction $p_z = p_x(1 - p_s) + (1 - p_y)p_s$

Scaled Addition and Subtraction

Scaled addition and subtraction of correlated and uncorrelated numbers [\[13\]](#page-13-8) can be done using a 2:1 MUX. The scaling is controlled by the select line bit stream. A constant scaling factor of 0.5 can be obtained by using a toggle flipfop irrespective of the input probability, as suggested by Gaines [[5\]](#page-13-0). For subtraction, only the subtrahend bitstream is inverted. If each of the bitstream is equally probable, then scaled addition is given by, $p_z = \frac{(p_x + p_y)}{2}$ and for scaled subtraction, output is $p_z = \frac{(p_x + 1 - p_y)}{2}$ as shown in the Fig. [8.](#page-2-3) This is elucidated with the help of Examples 1 and 2.

Example 1 Scaled Addition: Consider two SNs with probabilities $p_x = \frac{2}{8}$ and $p_y = \frac{4}{8}$. Three different cases of correlation between the two numbers are considered: (a) If p_x and p_y are positively correlated, i.e, $p_y = \frac{4}{8}$ is 11110000 and $p_x = \frac{2}{8}$

is 11000000 and if the select input $p_s = \frac{4}{8}$ is 10101010 then for scaled addition $p_z = 11100000 = \frac{3}{8}$, which is equal to the desired value. (b) If p_x and p_y are negatively correlated, say, $p_y = \frac{4}{8}$ is 11110000 $p_x = \frac{2}{8}$ is 00000011 and the select input $p_s = \frac{4}{8}$ is given by 10101100, then the result of scaled addition $p_z = \frac{3}{8}$ is 01001100. (c) If p_x and p_y are uncorrelated, say, $p_y = \frac{4}{8}$ is 11110000 and $p_x = \frac{2}{8}$ is 10001000 and the select input is given by 10101100, then the output of scaled addition is given by $p_z = \frac{3}{8}$ is 10101000.

Example 2 Scaled Subtraction: Let us consider two SNs that are relatively uncorrelated, say, *X* and *Y* with the probabilities $p_x = \frac{5}{8}$ is given by 11111000 and $p_y = \frac{4}{8}$ is given by 10100101 the select input *S* of the multiplexer is given by 00111001, the output of the multiplexer *Z* is given by 01111010 whose probability is $p_z = \frac{5}{8}$, which is much closer to the expected result ,i.e, $\frac{p_x+1-p_y}{2}$ is $\frac{9}{16}$. (b) For correlated number the error increases and can be understood with the help following example with stochastic number X given by $p_x = \frac{5}{8}$ represented by 11111000 and Y given by $p_y = \frac{3}{8}$ represented by 11100000 and $p_s = \frac{4}{8}$ input is 11110000, the output *Z* is given by 11111111 which is $p_z = 1$, whereas the expected output was $\frac{5}{8}$.

Thus, in all the cases of correlation, the relation between the two inputs has been taken into account whereas the efect of the third input i.e., the select input has been disregarded. But in reality, the combinations between these three inputs dictate the condition for accurate addition and subtraction by MUX. If the condition is not satisfed, then the result of scaled addition and subtraction deviates from the desired value.

Adder Unit

MUX can be used to implement basic arithmetic functions like scaled addition and subtraction. But MUX implementing these basic functions produces inaccurate results [[13](#page-13-8)]. There are various modifed circuits found in literature that are designed to generate more accurate results irrespective of the input conditions [\[14\]](#page-13-9). Lee et al. [[15](#page-13-10)] proposed an adder circuit using a Toggle fip fop that switches between 0 and 1 when the input is 1. A necessary condition guides the accurate operation of the adder circuit.

Theorem 1 *Scaled addition in the expression,* $Y_{sum} = \frac{p_A + p_B}{2}$ *between two inputs a*, *b in association with select line s of a*

SN Computer Science A SPRINGER NATURE journal

multiplexer satisfies the probability expression, $i_{001} + i_{110} = i_{010} + i_{101}$.

Proof Consider the three inputs *a*, *b* and *s* represented in stochastic numbers as *A*,*B* and *S* respectively. The output of the two input multiplexer $[5, 6]$ $[5, 6]$ $[5, 6]$ $[5, 6]$ is given by,

$$
Y_{\text{sum}} = \frac{p_A + p_B}{2}.\tag{2}
$$

Using the truth table representation of the MUX, *Y* can be given as

$$
Y = i_{010} + i_{011} + i_{101} + i_{111}.
$$
 (3)

The probabilities of each of the input bitstreams are given by the number of 1's occurring in each bit stream. Thus probability of the input bitstreams *A*,*B*, *S* can be given by Eqs. [4,](#page-3-0) [5](#page-3-1) and [6](#page-3-2) respectively as

$$
p_a = i_{010} + i_{011} + i_{110} + i_{111}
$$
\n⁽⁴⁾

$$
p_b = i_{001} + i_{011} + i_{101} + i_{111}
$$
\n⁽⁵⁾

$$
p_s = i_{100} + i_{101} + i_{110} + i_{111}.
$$
\n⁽⁶⁾

The output of multiplexer can also be obtained using PTM through the matrix product of A and V_{MUX} and is given by

$$
Y = i_{010} + i_{011} + i_{101} + i_{111}.
$$
\n(7)

Substituting p_a and p_b from Eqs. [4](#page-3-0) and [5](#page-3-1) into Eq. [2](#page-3-3).

$$
Y_{sum} = \frac{i_{001} + i_{010}}{2} + i_{011} + \frac{i_{101} + i_{110}}{2} + i_{111}.
$$
 (8)

Now, comparing Eqs. [8](#page-3-4) and [7](#page-3-5) the following relation can be obtained.

$$
i_{001} + i_{110} = i_{010} + i_{101};
$$
\n(9)

Equation [9](#page-3-6) dictates that the condition that eventuates as a result of an association between input lines and the select input bitstream of Fig. [9.](#page-3-7) It is observed that the select line

Fig. 9 The adder circuit

Fig. 10 The output comparison of the adder circuit

(*S*) of the multiplexer can be suitably implemented using the XOR gate along with a T-FF. The results of the simulation are shown in the Fig. 10 .

Subtractor Unit

MUX can be used to implement scaled subtraction [[5\]](#page-13-0) using Theorem [2.](#page-4-1)

Theorem 2 *Scaled subtraction in the expression*, $Y_{\text{sub}} = \frac{p_A + 1 - p_B}{2}$ between two inputs a, *b* in association *with select line s of a multiplexer satisfes the probability* $\frac{i_{100} + i_{000}}{2} + i_{110} = i_{101} + \frac{i_{011} + i_{111}}{2}$ $\frac{1}{2}$.

Proof Let us consider that the three inputs *a*, *b* and *s* represented as *A*,*B* and *S* respectively. The expression for the scaled subtraction operation is given by

$$
Y_{\text{sub}} = \frac{p_A + (1 - p_B)}{2}.
$$
 (10)

The probability of finding a '0' in p_b can be given as $(1 - p_b)$ and can be written as

$$
(1 - p_b) = i_{000} + i_{010} + i_{100} + i_{101}.
$$
 (11)

Substituting p_a and p_b from Eqs. [4](#page-3-0) and [11](#page-4-2) respectively in Eq. [10](#page-4-3) we have,

$$
Y_{\text{sub}} = \frac{i_{000} + i_{100}}{2} + i_{010} + \frac{i_{011} + i_{111}}{2} + i_{110}
$$
 (12)

Comparing Eq. [12](#page-4-4) and [7](#page-3-5) the following result is obtained.

$$
\frac{i_{100} + i_{000}}{2} + i_{110} = i_{101} + \frac{i_{011} + i_{111}}{2}.
$$
 (13)

This condition is satisfed by using an XOR gate at the input of T-fip fop in the subtractor unit. The subtractor

Fig. 11 The subtractor unit

unit satisfying this condition is shown in Fig. [11](#page-4-5). It is noted that the subtraction operation can be performed by replacing p_b with $1 - p_b$, which is obtained by passing p_b through an inverter circuit.

Example 3 Let us consider two correlated numbers A given by $p_a = \frac{4}{8}$ represented by 1111000 and B given by $p_b = \frac{3}{8}$ represented by 11100000 and *S* input is given by 11110000 the output *Z* is given by 11111111 which is $p_z = 1$, whereas the expected output was $\frac{4}{8}$. Thus, $N_{010} = 0$, $N_{100} = 0$, $N_{111} = 3$, $N_{110} = 1$, and $N_{000} = 3$. If we place the above condition in the equation we would find $\frac{3}{2} + 1 \neq 0 + \frac{3}{2}$.

Square Root Circuit

Square root is one of the standard and essential blocks in various mathematical operations like solution of non-linear equations $[16]$ $[16]$, calculation of standard deviation $[17]$ $[17]$ in various image processing and machine learning applications [[1,](#page-12-0) [18](#page-13-13)[–22](#page-13-14)]. There are various square root circuits implemented in conventional binary logic [\[23](#page-13-15)] which have higher hardware complexity as well as consume larger area with high consumption of power [[24–](#page-13-16)[28](#page-13-17)]. Also, the number of iterations required to converge to the closest value is larger. So, there is a dire need to look for an alternative computing technique that could implement the same logic with low power and less hardware requirements. Several works exist in literature that implement the square root function making use of the probabilistic logic theory $[3, 5]$ $[3, 5]$ $[3, 5]$ $[3, 5]$.

The stochastic square root circuit was frst proposed by Gaines [[5\]](#page-13-0) in 1969 exploiting the basic sequential logic element ADDIE that has a counter with negative feedback. An up-down counter integrates the error. But the circuit sufers from several disadvantages. It had slow convergence and

had a large latency as multiple iterations were required to get the square root value. Also, the squaring operation was performed by a single AND gate using a single D fip fop. That could not uncorrelate a given sequence producing inaccurate results in the end. The other drawback was the saturation of *n*-bit counter. These drawbacks restricted its use in real time applications.

To mitigate the issues with inaccuracy resulting from the squarer circuit, Toral et al. [[3\]](#page-12-2) proposed with multiple random number generators to fully eliminate the correlation between the numbers. Thus the squaring operation was not hardware efficient. The time square root $\tau_{\text{root}} = \frac{2^n}{y_2 \cdot F_{\text{clk}}},$ had an exponential relationship with the length of bitstream *n*. Thus, the circuit cannot be used in real time applications. The accuracy of circuit decreases for low values of input probability. As random number generators are the costliest to implement, the increased number of RNGs in the circuit resulted in an increased cost as well as power consumption.

Wu et al. [\[29\]](#page-13-18) proposed a stochastic square root circuit by removing the saturating counter as in [\[3](#page-12-2), [5](#page-13-0)]. Thus, hardware complexity was reduced. It showed accurate results in the higher range of inputs, i.e., 0.7–1. In the lower range of inputs, i.e., 0–0.2 the accuracy of the circuit was not commendable and also the number of clock cycles required to fnd the desired accuracy was signifcant.

More recently, an SSRC was proposed by Mitra et al. [\[4](#page-12-3)], that showed low latency and less hardware compared to its predecessors in computing the square root value. A variable length bitstream approach in representation of stochastic numbers was adopted that could save signifcant number of clock pulses. It was observed that in increasing the length of bitstream in every iteration terminates the process in three iterations requiring 448 clock pulses. However, the results obtained with this approach could not exceed a certain accuracy range. So, we propose a square root circuit that is accurate throughout the input range, i.e., the radicands ranging between [0,1] requiring less hardware.

Proposed Square Root Circuit

The stochastic square root computation begins with the binary number converted to a 256-bit stochastic number with the help of LFSR. We subdivided the circuit into two sections: (a) Error Detection Block and (b) Error Correction Block. A MUX is placed to select either the input stochastic number or the approximate square root value obtained as an output from the circuit. A single high going pulse generated by the control unit *C*, selects '1' input of MUX to give input SN sequence to the squarer circuit. At the trailing edge of the pulse, the output from the 8-bit register is selected,

which gives the approximate square root value that needs to be refned further.

Error Detection Block

This is implemented using a squarer circuit, absolute subtractor unit and a 2-bit register as shown in Fig. [12.](#page-6-0) The squaring operation is performed using a 5-bit shift register as mentioned in Section 5. The output of the squarer and the estimated square root value is compared using an absolute subtractor. The output of absolute subtractor is stored in a 2-bit register, say, $D(D_1D_0)$, to count the number of 1's. So register D can store a maximum value of 3 in binary. If *D*¹ bit is 1, then D contains a minimum value of 2, thus the obtained guess value needs to be refned further and this is accomplished when *D*1 bit of *D* register is 1. If *D*1 bit of register D is 0, it indicates the processing is complete and the guess value is obtained as output value. At the beginning of every iteration the register *D* is cleared using a control signal *IT* generated from the control unit *C* designed for this circuit. The circuit operation is stopped once it is found that $D1 = 0$ at the end of an iteration by disabling the LFSR through enable of the control signal, i.e, $DI = 1$. If $D1 = 1$, the error persists and hence carried over to the Error Correction Block.

Error Correction Block

The error correction block consists of an adder, a division block and an 8-bit register. The division circuit is implemented using the CORDIV block. One of the two inputs of CORDIV block comes from the input SN sequence and another one from the last iteration. The output of CORDIV block is given to one of the input of the MUX to produce the required square root value S_N . The obtained square root is stored in the binary format in an 8-bit register which can be used in next iteration for more accurate computation.

It has been found that the result of the square root value converges to its desired value in two iterations in the majority of the cases. This fact has been utilized and the circuit is implemented using a single 8-bit register. In the case of a single 8-bit register output stochastic number is not updated during the second iteration. This is controlled using the *IS* control signal that is generated from the control unit *C*.

However, if higher accuracy or multiple iterations are required, another 8-bit register *R*1 can be used in conjunction with 8-bit register *R* that is connected to the output of the multiplexer. The output of R is connected to the register *R*1 which is used along a 8 bit comparator to generate the stochastic number for the next iteration. The output of the register *R*1 is given to the register *R* at the beginning of the **Fig. 12** Proposed square root circuit

Error Detection Block

Error Correction Block

next iteration using a control signal *IT* generated from the control circuit C as shown in Fig. [12](#page-6-0). The circuit shows faster convergence and accurately tracks the actual square root value as shown in Fig[.13.](#page-7-0)

Experimental Results and Analysis

In the proposed work, structure of some of the basic stochastic circuit components are modifed and also a stochastic

square root circuit has been proposed. While designing the squarer circuit we determined experimentally the number of isolators required to uncorrelate the given sequence. Referring to Fig. [7,](#page-2-2) the light blue line corresponding to $N(delay) = 5$ has the lowest absolute error. For inputs ranging from 0 to 0.31, the SN sequences are completely uncorrelated. From 0.31 to 0.88, though the input SN sequences could not be completely correlated, the absolute error lies within 0.01, indicating the numbers are almost uncorrelated. Reducing the number of isolators thereby to uncorrelate a given stochastic sequence resulted in a signifcant reduction of hardware complexity. All the circuits are synthesized using Xilinx Spartan 6 *xc*6*slx*4 family of FPGA.

In order to escalate the accuracy of scaled addition and subtraction, modifed adder and subtractor have been proposed. Fig. [10](#page-4-0) shows the addition operation of the proposed

Table 1 Comparison of accuracies of the proposed method with [[3](#page-12-2), [4\]](#page-12-3)

SL#	Input	Desired output	Toral et al.	Deviation	Mitra et al. $(256 - bit)$	Deviation	Proposed	Deviation	Improvement w.r.t $[3]$ (in %)	Improvement w.r.t $[4]$ (in %
1	0.1	0.316	0.492	0.176	0.289	0.027	0.313	0.004	97.881	86.277
2	0.2	0.447	0.508	0.061	0.410	0.037	0.446	0.001	98.558	97.643
3	0.3	0.548	0.551	0.003	0.563	0.015	0.545	0.003	6.601	80.669
$\overline{4}$	0.4	0.632	0.621	0.011	0.602	0.031	0.631	0.001	89.152	96.010
5	0.5	0.707	0.699	0.008	0.688	0.020	0.704	0.003	64.923	85.889
6	0.6	0.775	0.762	0.013	0.789	0.014	0.773	0.002	88.300	89.585
7	0.7	0.837	0.828	0.009	0.797	0.040	0.836	0.000	94.528	98.826
8	0.8	0.894	0.898	0.004	0.914	0.020	0.893	0.002	56.463	91.107
9	0.9	0.949	0.945	0.003	0.922	0.027	0.948	0.001	75.661	96.940
10		1.000	0.996	0.004	0.988	0.012	0.998	0.002	50,000	83.334

Table 2 Hardware comparison of the proposed method with the method of [[3,](#page-12-2) [4](#page-12-3)]

Fig. 13 Accuracy comparison of the proposed square root circuit, $[3]$ $[3]$ $[3]$, and $[4]$

Fig. 14 Output images of Conventional and Stochastic implementation of Nick's algorithm on Bickley Diary dataset; **a** original images; **b** ground truths; **c** Conventional; **d** our method

SN Computer Science A SPRINGER NATURE journal

Fig. 17 Average performance metrics calculated on some selected images of Bickley Diary dataset for conventional and stochastic implementation of Nick's algorithm

Fig. 18 Average Performance metrics calculated on all images of Monk Cuper Set (MCS) for conventional and stochastic implementation of Nick's algorithm

circuit which reveals much closer approximation to the exact calculation for a 256-bit input sequence compared to the state-of-the-art method [\[5](#page-13-0)].

Implementation of the square root circuit using the modifed stochastic elements resulted in a more accurate computation of the square root value as shown in Table [1](#page-7-1) compared to [\[3\]](#page-12-2) and [\[4\]](#page-12-3). The advantage is that it is accurate throughout the entire range of inputs as shown in Fig. [13](#page-7-0). The circuit shows an average improvement of 70.2 percent compared to [[3](#page-12-2)] and 90.6 percent compared to [\[4](#page-12-3)] (fxed-bitstream length approach). The proposed circuit also shows faster convergence of the square root value compared to [\[3\]](#page-12-2). Also, the hardware utilization of the proposed circuit is less compared to [\[3](#page-12-2)] and is comparable with [[4](#page-12-3)] as shown in Table [2.](#page-7-2) Figure [13](#page-7-0) shows the comparison of accuracy of the proposed square root circuit and the circuit of [\[4\]](#page-12-3) (with variable-bitstream length approach) and [\[3](#page-12-2)], which depicts that the proposed circuit is a better choice where accuracy is a concern.

Case Study: Nick's Binarization on Noisy Document Dataset

Stochastic computing is recently used in many image processing applications due to its inherent robustness towards noise. Many attempts can be seen in the literature [\[30](#page-13-19)[–33](#page-13-20)]. In Nick, the threshold value is computed using the mean $u(x, y)$ and the variance of the pixel intensity values in a $W \times W$ sized window centered on (x, y) and is given as;

$$
T(x, y) = u(x, y) + k\sqrt{\text{variance} + u^2(x, y)}.
$$
\n(14)

The square root in Eq. [14](#page-10-0) is calculated using the proposed square root circuit and the results are evaluated on two different standard binarization datasets: Bickley Diary dataset and Monk Cuper Set (MCS) [\[34](#page-13-21)] for validation. The stochastic architecture of the Nick's method is shown in Fig. [16](#page-9-0).

Using several statistical tests and hardware usage metrics, we compare the experimental results of the conventional local binarization approach and the proposed approach. No image enhancing techniques such as noise removal, contrast enhancement, etc. were used in this study. We have chosen 14 diferent measures [[35](#page-13-22)] namely; Precision, Recall, F-measure, Sensitivity, Specifcity, BCR (Balanced classifcation rate), AUC (Area Under Curve), BER (Balanced error rate), SFmeasure (F-measure based on sensitivity and specificity), Accuracy, GAccuracy (Geometric mean of sensitivity and specifcity), p*F*-Measure (pseudo *F*-Measure),

99 Page 12 of 14 SN Computer Science (2023) 4:99

Image#7 0.871 0.732 79.524 0.732 0.983 0.857 14.267 83.891 0.848 84.650 0.143 12.918 5.935 14.614

SN Computer Scienc e

NRM (Negative rate metric), PSNR (Peak signal-to-noise ratio), DRD (Distance reciprocal distortion metric), MPM (Misclassifcation penalty metric) to compare the results.

We have experimented using two values of $k = 0.1$ and 0.2. Several metrics are calculated, that denote that the stochastic implementation in Tables [3,](#page-11-0) [4](#page-11-1) and [5](#page-12-4) are close to the ideal values of each. The graphs in Fig. [17a](#page-10-1), b show the average values of the selected metrics of all the images of Bickley Diary dataset at $k = 0.1$ and $k = 0.2$. It is observed that all the metrics perform well for $k = 0.2$, so the experiment on the Monk Cuper Set (MCS) is done only on $k = 0.2$. In Fig. [18](#page-10-2)a, b, we have plotted the average values of the selected metrics of all the images and the standard deviation of the Monk Cuper Set. Some of the sample images of the Bickley Diary dataset and Monk Cuper Set along with the ground truth and binarization outcomes are shown in Figs. [14a](#page-8-0)–d and [15a](#page-9-1)–d.

Conclusion

The proposed stochastic square root circuit is used in this study to stochastically implement Nick's binarization method on noisy document images in order to better handle noise-related issues. We have also tweaked some logic blocks to improve individual accuracy and reduce the amount of hardware required. We showed that the performance of stochastic Nick is better than that of the current method. An array of datasets can beneft from the proposed approach because stochastic computing is able to handle both the extrinsic and intrinsic noise of an image. The key to this result is the incorporation of bitwise operations into a stochastic model, which can then be generalised to produce an efficient architecture for a wide range of applications.

Declarations

Conflict of Interest There is no confict of interest with others.

References

- 1. Mitra S, Santosh KC, Naskar MK. Niblack binarization on document images: area efficient, low cost, and noise tolerant stochastic architecture. Int J Pattern Recognit Artif Intell. 2021;35(04):2154013. [https://doi.org/10.1142/S02180014215401](https://doi.org/10.1142/S0218001421540136) [36.](https://doi.org/10.1142/S0218001421540136)
- 2. Ypma TJ. Historical development of the Newton-Raphson method. SIAM Rev. 1995;37(4):531–51. [https://doi.org/10.1137/1037125.](https://doi.org/10.1137/1037125)
- 3. Toral SL, Quero JM, Franquelo LG. Stochastic pulse coded arithmetic. In: 2000 IEEE International Symposium on Circuits and Systems (ISCAS), 2000:1:599–6021 . [https://doi.org/10.1109/](https://doi.org/10.1109/ISCAS.2000.857166) [ISCAS.2000.857166.](https://doi.org/10.1109/ISCAS.2000.857166)
- 4. Mitra S, Banerjee D, Naskar MK. A low latency stochastic square root circuit. In: 2021 34th International Conference on VLSI

99 Page 14 of 14 SN Computer Science (2023) 4:99

Design and 2021 20th International Conference on Embedded Systems (VLSID), 2021; p. 7–12 [https://doi.org/10.1109/VLSID](https://doi.org/10.1109/VLSID51830.2021.00006) [51830.2021.00006](https://doi.org/10.1109/VLSID51830.2021.00006).

- 5. Gaines BR. In: Tou, JT. editors. Stochastic computing systems, Boston: Springer; 1969, p. 37–172. [https://doi.org/10.1007/](https://doi.org/10.1007/978-1-4899-5841-9_2) [978-1-4899-5841-9_2.](https://doi.org/10.1007/978-1-4899-5841-9_2)
- 6. Poppelbaum, WJ, Afuso C, Esch JW. Stochastic computing elements and systems. In: Proceedings of the November 14–16, 1967, Fall Joint Computer Conference. AFIPS '67 (Fall), ACM, New York, NY, USA, 1967; pp. 635–644. [https://doi.org/10.1145/](https://doi.org/10.1145/1465611.1465696) [1465611.1465696](https://doi.org/10.1145/1465611.1465696).
- 7. Alaghi A, Hayes JP. Exploiting correlation in stochastic circuit design. In: 2013 IEEE 31st International Conference on computer design (ICCD), 2013; p. 39–46. [https://doi.org/10.1109/ICCD.](https://doi.org/10.1109/ICCD.2013.6657023) [2013.6657023](https://doi.org/10.1109/ICCD.2013.6657023).
- 8. Ting P, Hayes JP. Stochastic logic realization of matrix operations. In: 2014 17th Euromicro Conference on digital system design, 2014; p. 356–364. [https://doi.org/10.1109/DSD.2014.75.](https://doi.org/10.1109/DSD.2014.75)
- 9. Chen T, Hayes JP. Design of division circuits for stochastic computing. In: 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2016; p. 116–121. [https://doi.org/10.1109/](https://doi.org/10.1109/ISVLSI.2016.48) [ISVLSI.2016.48.](https://doi.org/10.1109/ISVLSI.2016.48)
- 10. Parker KP, McCluskey EJ. Probabilistic treatment of general combinational networks. IEEE Trans Comput. 1975;C–24(6):668–70. [https://doi.org/10.1109/T-C.1975.224279.](https://doi.org/10.1109/T-C.1975.224279)
- 11. Ting P, Hayes JP. On the role of sequential circuits in stochastic computing. In: Proceedings of the on Great Lakes Symposium on VLSI 2017. GLSVLSI '17, ACM, New York, NY, USA, 2017; p. 475–478. [https://doi.org/10.1145/3060403.3060453.](https://doi.org/10.1145/3060403.3060453)
- 12. Alaghi A, Cheng Li, Hayes, J.P.: Stochastic circuits for real-time image-processing applications. In: 2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC), 2013; p. 1–6. [https://doi.](https://doi.org/10.1145/2463209.2488901) [org/10.1145/2463209.2488901](https://doi.org/10.1145/2463209.2488901).
- 13. Alaghi A, Hayes JP. Survey of stochastic computing. ACM Trans Embed Comput Syst. 2013;12(2s):92–19219. [https://doi.org/10.](https://doi.org/10.1145/2465787.2465794) [1145/2465787.2465794.](https://doi.org/10.1145/2465787.2465794)
- 14. Ting P, Hayes JP. Eliminating a hidden error source in stochastic circuits. In: 2017 IEEE International Symposium on defect and fault tolerance in VLSI and nanotechnology systems (DFT), 2017; p. 1–6. <https://doi.org/10.1109/DFT.2017.8244436>.
- 15. Lee VT, Alaghi A, Hayes JP, Sathe V, Ceze L. Energy-efficient hybrid stochastic-binary neural networks for near-sensor computing. In: Design, Automation Test in Europe Conference Exhibition (DATE), 2017; p. 213–18 [https://doi.org/10.23919/DATE.2017.](https://doi.org/10.23919/DATE.2017.7926951) [7926951](https://doi.org/10.23919/DATE.2017.7926951)
- 16. Ambrosio V, Molica Bisci G, Repovš D. Nonlinear equations involving the square root of the Laplacian. Discrete Contin Dyn Syst S. 2019;12(2):151–70. [https://doi.org/10.3934/dcdss.20190](https://doi.org/10.3934/dcdss.2019011) [11.](https://doi.org/10.3934/dcdss.2019011)
- 17. Kumar V, Gupta P. Importance of statistical measures in digital image processing. Int J Emerg Technol Adv Eng. 2012;2(8):56-62.
- 18. Yang P, Song W, Zhao X, Zheng R, Qingge L. An improved Otsu threshold segmentation algorithm. Int J Comput Sci Eng. 2020;22(1):146–53.
- 19. Liu W, Hu E-W, Su B, Wang J. Using machine learning techniques for dsp software performance prediction at source code level. Connect Sci. 2021;33(1):26–41.
- 20. Chouder R, Benhamidouche N. New exact solutions to nonlinear difusion equation that occurs in image processing. Int J Comput Sci Math. 2019;10(4):364–74.
- 21. Chen K, Wang G, Chen J, Yuan S, Wei G. Impact of climate changes on manufacturing: Hodrick-Prescott filtering and a

partial least squares regression model. Int J Comput Sci Eng. 2020;22(2–3):211–20.

- 22. Liu A, Li P, Deng X, Ren L. A sigmoid attractiveness based improved frefy algorithm and its applications in iir flter design. Connect Sci. 2021;33(1):1–25.
- 23. Ren H, Hoang LB, Chen H-C, Wei BWY. Design of a 16-bit cmos divider/square-root circuit. In: Proceedings of 27th Asilomar Conference on Signals, Systems and Computers, 1993; p. 807–8111. [https://doi.org/10.1109/ACSSC.1993.342633.](https://doi.org/10.1109/ACSSC.1993.342633)
- 24. Kabuo H, Taniguchi T, Miyoshi A, Yamashita H, Urano M, Edamatsu H, Kuninobu S. Accurate rounding scheme for the Newton-Raphson method using redundant binary representation. IEEE Trans Comput. 1994;43(1):43–51.
- 25. Verma K. On the centroidal mean newton's method for simple and multiple roots of nonlinear equations. Int J Comput Sci Math. 2016;7(2):126–43.
- 26. Haridas SG, Ziavras SG. Fpga implementation of a Cholesky algorithm for a shared-memory multiprocessor architecture. Parallel Algorithms Appl. 2004;19(4):211–26.
- 27. Vázquez Á, Bruguera JD. Iterative algorithm and architecture for exponential, logarithm, powering, and root extraction. IEEE Trans Comput. 2012;62(9):1721–31.
- 28. Singh A. An efficient fifth-order iterative scheme for solving a system of nonlinear equations and pde. Int J Comput Sci Math. 2020;11(4):316–26.
- 29. Wu D, San Miguel J. In-stream stochastic division and square root via correlation. In: 2019 56th ACM/IEEE Design Automation Conference (DAC), IEEE, 2019; p. 1–6.
- 30. Li P, Lilja DJ. Using stochastic computing to implement digital image processing algorithms. In: Proceedings of the 2011 IEEE 29th International Conference on computer design. ICCD '11, IEEE Computer Society, USA, 2011; p. 154–161. [https://doi.org/](https://doi.org/10.1109/ICCD.2011.6081391) [10.1109/ICCD.2011.6081391.](https://doi.org/10.1109/ICCD.2011.6081391)
- 31. Xu W, Xie G, Wang S, Lin Z, Han J, Zhang Y. A stochastic computing architecture for local contrast and mean image thresholding algorithm. Int J Circ Theory Appl. 2022. [https://doi.org/10.1002/](https://doi.org/10.1002/cta.3320) [cta.3320.](https://doi.org/10.1002/cta.3320)
- 32. Lee VT, Alaghi A, Pamula R, Sathe VS, Ceze L, Oskin M. Architecture considerations for stochastic computing accelerators. IEEE Trans Comput Aided Des Integr Circ Syst. 2018;37(11):2277–89. <https://doi.org/10.1109/TCAD.2018.2858338>.
- 33. Baker TJ, Sun Y, Hayes JP. Benefts of stochastic computing in hearing aid flterbank design. In: 2021 IEEE Biomedical Circuits and Systems Conference (BioCAS), 2021; p. 1–5. [https://doi.org/](https://doi.org/10.1109/BioCAS49922.2021.9645021) [10.1109/BioCAS49922.2021.9645021](https://doi.org/10.1109/BioCAS49922.2021.9645021).
- 34. He S, Schomaker L, Shi Z. Monk Cuper Set (MCS) for benchmarking historical document image binarization. [https://doi.org/](https://doi.org/10.5281/zenodo.4767809) [10.5281/zenodo.4767809](https://doi.org/10.5281/zenodo.4767809).
- 35. Moghaddam RF. Objective evaluation of binarization methods for document images. 2013. [https://in.mathworks.com/matlabcentral/](https://in.mathworks.com/matlabcentral/fileexchange/27652-objective-evaluation-of-binarization-methods-for-document-images) [fleexchange/27652-objective-evaluation-of-binarization-metho](https://in.mathworks.com/matlabcentral/fileexchange/27652-objective-evaluation-of-binarization-methods-for-document-images) [ds-for-document-images](https://in.mathworks.com/matlabcentral/fileexchange/27652-objective-evaluation-of-binarization-methods-for-document-images). Accessed 31 Mar 2022.

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.