Abstract
Cryptanalysis is used to analyze the strength of a cryptographic algorithm. Various cryptanalytic attacks against AES algorithm target reduced-round variants. These attacks are theoretical and are generally considered infeasible due to the demand for a large number of computations. To meet this high-computational requirement, an FPGA-based High-Performance Computing (HPC) platform is presented in this paper. FPGAs are advantageous for implementing cryptanalytic attacks, as the modular arithmetic is implemented more efficiently in FPGAs as compared to GPUs. The proposed HPC platform consists of four Spartan6 FPGAs connected in a mesh topology. A brute force cryptanalytic attack on the AES algorithm with a 128-bit key is implemented on the proposed HPC platform. Four-AES key search engines are designed in each FPGA. Thus, 16-AES key search engines are instantiated in parallel to perform AES cryptanalysis using different keys in parallel. To allocate distinct the key space to the 16 AES key search engines, an efficient key generator is also proposed in this work. The proposed architecture achieves a computational complexity of 2124 for an attack against 10-rounds AES algorithm.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Wang, C., Lou, W., Gong, L., Jin, L., Tan, L., Hu, Y., Li, X., Zhou, X.: Reconfigurable hardware accelerators: opportunities, trends, and challenges (2017). arXiv preprint arXiv:1712.04771
Daemen, J., Rijmen, V.: The Design of Rijndael: AES—The Advanced Encryption Standard. Springer (2002)
Cheon, J.H., Kim, M., Kim, K., Lee, J.-Y., Kang, S.: Improved impossible differential cryptanalysis of Rijndael and Crypton. In: Kim, K (ed) 4th International Conference Information Security and Cryptology—ICISC 2001, Lecture Notes in Computer Science vol. 2288, pp. 39–49. Springer-Verlag (2002)
Biryukov, A.: The boomerang attack on 5 and 6- round reduced AES. In: Dobbertin, H., Rijmen, V., Sowa, A. (eds), 4th International Conference on Advanced Encryption Standard—AES, AES 2004, Lecture Notes in Computer Science, vol. 3373, p. 11–15. Springer-Verlag (2004)
Bahrak, B., Aref, M.R.: Impossible differential attack on seven-round AES-128. IET Inf. Secur. J. (IET) 2(2), 28–32 (2008)
Mala H., Dakhilalian M., Rijmen V., Modarres-Hashemi M.: Improved impossible differential cryptanalysis of 7-round AES-128. In: Gong G., Gupta K.C. (eds.) Progress in Cryptology—INDOCRYPT 2010. INDOCRYPT 2010. Lecture Notes in Computer Science, vol. 6498. Springer, Berlin, Heidelberg (2010)
Bouillaguet, C., Derbez, P., Dunkelman, O., Fouque, P.-A., Keller, N., Rijmen, V.: Low-data complexity attacks on AES. IEEE Trans. Inf. Theory 58(11), 7002–7017 (2012). https://doi.org/10.1109/tit.2012.2207880
Grassi, L.: Mixture differential cryptanalysis: new approaches for distinguishers and attacks on round-reduced AES. Cryptology ePrint Archive, Report 2017/832 (2017). https://eprint.iacr.org/2017/832
Bar-On, A., Dunkelman, O., Keller, N., Ronen, E., Shamir, A.: Improved key recovery attacks on reduced-round AES with practical data and memory complexities. In: Advances in Cryptology—CRYPTO 2018, pp. 185–212 (2018). https://doi.org/10.1007/978-3-319-96881-0_7
Bajpai, A., Kulgod, S.V.: FPGA cluster based high performance cryptanalysis framework. In: IACR Cryptology ePrint Archive 2018, p. 656 (2018)
Federal Information Processing Standards Publication 197 Announcing the Advanced Encryption Standard (AES) (2001)
Zodpe, H., Sapkal, A.: An efficient AES implementation using FPGA with enhanced security features. J. King Saud Univ. Eng. Sci. (2018)
Bogdanov, A., Khovratovich, D., Rechberger, C.: Biclique cryptanalysis of the full AES. In: Lee, D.H., Wang, X., (eds) Advances in Cryptology—ASIACRYPT 2011–17th International Conference on the Theory and Application of Cryptology and Information Security, Lecture Notes in Computer Science, vol. 7073, pp. 344–371. Springer-Verlag (2011)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2020 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Zodpe, H., Sapkal, A. (2020). FPGA-Based High-Performance Computing Platform for Cryptanalysis of AES Algorithm. In: Iyer, B., Deshpande, P., Sharma, S., Shiurkar, U. (eds) Computing in Engineering and Technology. Advances in Intelligent Systems and Computing, vol 1025. Springer, Singapore. https://doi.org/10.1007/978-981-32-9515-5_60
Download citation
DOI: https://doi.org/10.1007/978-981-32-9515-5_60
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-32-9514-8
Online ISBN: 978-981-32-9515-5
eBook Packages: Intelligent Technologies and RoboticsIntelligent Technologies and Robotics (R0)